
SCES420 - JANUARY 2003

- Optimized for 1.8-V Operation and Is 3.6-V I/O Tolerant to Support Mixed-Mode Signal Operation
- I_{off} Supports Partial-Power-Down Mode Operation
- Sub 1-V Operable
- Max t_{pd} of 2 ns at 1.8 V
- Low Power Consumption, 20-μA Max I_{CC}
- ±8-mA Output Drive at 1.8 V
- Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
- ESD Protection Exceeds JESD 22
 - 2000-V Human-Body Model (A114-A)
 - 200-V Machine Model (A115-A)
 - 1000-V Charged-Device Model (C101)



description/ordering information

This octal bus transceiver is operational at 0.8-V to 2.7-V V_{CC} , but is designed specifically for 1.65-V to 1.95-V V_{CC} operation.

The SN74AUCH245 is designed for asynchronous communication between data buses. The device transmits data from the A bus to the B bus or from the B bus to the A bus, depending on the logic level at the direction-control (DIR) input. The output-enable (\overline{OE}) input can be used to disable the device so the buses are effectively isolated.

To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

Active bus-hold circuitry holds unused or undriven inputs at a valid logic state. Use of pullup or pulldown resistors with the bus-hold circuitry is not recommended.

This device is fully specified for partial-power-down applications using I_{off}. The I_{off} circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.


ORDERING INFORMATION

TA	PACKAC	PACKAGET		TOP-SIDE MARKING
–40°C to 85°C	QFN – RGY	Tape and reel	SN74AUCH245RGYR	MT245

[†] Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.






Copyright © 2003, Texas Instruments Incorporated

FUNCTION TABLE

INP	UTS	ODED ATION
OE	DIR	OPERATION
L	L	B data to A bus
L	Н	A data to B bus
Н	X	Isolation

logic diagram (positive logic)



To Seven Other Channels

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V _{CC}	
Input voltage range, V _I (see Note 1)	
Voltage range applied to any output in the high-impedance or power-off state, VO	
(see Note 1)	–0.5 V to 3.6 V
Output voltage range, VO (see Note 1)	–0.5 V to V _{CC} + 0.5 V
Input clamp current, $I_{ K }(V_{ C } < 0)$	–50 mA
Output clamp current, I _{OK} (V _O < 0)	–50 mA
Continuous output current, IO	±20 mA
Continuous current through V _{CC} or GND	±100 mA
Package thermal impedance, θ _{JA} (see Note 2)	37°C/W
Storage temperature range, T _{stg}	–65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.

2. The package thermal impedance is calculated in accordance with JESD 51-5.



recommended operating conditions (see Note 3)

			MIN	MAX	UNIT
VCC	Supply voltage		0.8	2.7	V
		V _{CC} = 0.8 V			
V_{IH}	High-level input voltage	$V_{CC} = 1.1 \text{ V to } 1.95 \text{ V}$	0.65 × V _{CC}		V
		$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$	1.7		
		V _{CC} = 0.8 V		0	
V_{IL}	Low-level input voltage	$V_{CC} = 1.1 \text{ V to } 1.95 \text{ V}$		$0.35 \times V_{CC}$	V
		V _{CC} = 2.3 V to 2.7 V		0.7	
٧ _I	Input voltage		0	3.6	V
.,	0 !	Active state	0	VCC	.,
VO	Output voltage	3-state	0	3.6	٧
		V _{CC} = 0.8 V		-0.7	
		V _{CC} = 1.1 V		-3	
lOH	High-level output current	V _{CC} = 1.4 V		- 5	mA
		V _{CC} = 1.65 V		-8	
		V _{CC} = 2.3 V		-9	
		V _{CC} = 0.8 V		0.7	
		V _{CC} = 1.1 V		3	
loL	Low-level output current	V _{CC} = 1.4 V		5	mA
-		V _{CC} = 1.65 V		8	
		V _{CC} = 2.3 V		9	
Δt/Δν	Input transition rise or fall rate	•		20	ns/V
TA	Operating free-air temperature		-40	85	°C

NOTE 3: All unused control inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.



SN74AUCH245 OCTAL BUS TRANSCEIVER WITH 3-STATE OUTPUTS

SCES420 - JANUARY 2003

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	V _{CC}	MIN	түр†	MAX	UNIT	
	$I_{OH} = -100 \mu\text{A}$	0.8 V to 2.7 V	V _{CC} -0.	.1			
	$I_{OH} = -0.7 \text{ mA}$	0.8 V		0.55			
V	$I_{OH} = -3 \text{ mA}$	1.1 V	0.8			.,	
VOH	$I_{OH} = -5 \text{ mA}$	1.4 V	1			V	
	$I_{OH} = -8 \text{ mA}$	1.65 V	1.2				
	$I_{OH} = -9 \text{ mA}$	2.3 V	1.8				
	$I_{OL} = 100 \mu\text{A}$	0.8 V to 2.7 V			0.2		
	$I_{OL} = 0.7 \text{ mA}$	0.8 V		0.25			
V	$I_{OL} = 3 \text{ mA}$	1.1 V			0.3	.,	
VOL	$I_{OL} = 5 \text{ mA}$	1.4 V			0.4	V	
	$I_{OL} = 8 \text{ mA}$	1.65 V			0.45		
	$I_{OL} = 9 \text{ mA}$	2.3 V			0.6		
I _I All inputs	$V_I = V_{CC}$ or GND	0 to 2.7 V			±5	μΑ	
	$V_1 = 0.35 \text{ V}$	1.1 V	10				
. +	V _I = 0.47 V	1.4 V	15			μΑ	
I _{BHL} ‡	V _I = 0.57 V	1.65 V	20				
	$V_1 = 0.7 \ V$	2.3 V 40					
	$V_{I} = 0.8 V$	1.1 V	-5				
. 8	$V_1 = 0.9 V$	1.4 V	-15			4	
I _{BHH} §	V _I = 1.07 V	1.65 V	-20			μΑ	
	V _I = 1.7 V	2.3 V	-40				
		1.3 V	75				
1 . ¶	V 040 V	1.6 V	125			0	
I _{BHLO} ¶	$V_I = 0$ to V_{CC}	1.95 V	175			μΑ	
		2.7 V	275				
		1.3 V	-75				
I#	V 0 to V = -	1.6 V	-125			^	
I _{BHHO} #	$V_I = 0$ to V_{CC}	1.95 V	-175			μΑ	
		2.7 V	-275				
l _{off}	V_I or $V_O = 2.7 V$	0			±10	μΑ	
_{IOZ}	$V_O = V_{CC}$ or GND	2.7 V			±10	μΑ	
Icc	$V_I = V_{CC}$ or GND, $I_O = 0$	0.8 V to 2.7 V			20	μΑ	
C _i	$V_I = V_{CC}$ or GND	2.5 V		2.5	3	pF	
C _{io}	V _O = V _{CC} or GND	2.5 V		8	8.5	pF	

[†] All typical values are at $T_A = 25$ °C.



[‡] The bus-hold circuit can sink at least the minimum low sustaining current at V_{IL} max. I_{BHL} should be measured after lowering V_{IN} to GND and then raising it to V_{IL} max.

[§] The bus-hold circuit can source at least the minimum high sustaining current at V_{IH} min. I_{BHH} should be measured after raising V_{IN} to V_{CC} and then lowering it to V_{IH} min.

[¶] An external driver must source at least I_{BHLO} to switch this node from low to high.

[#] An external driver must sink at least IBHHO to switch this node from high to low.

For I/O ports, the parameter IOZ includes the input leakage current.

SCES420 - JANUARY 2003

switching characteristics over recommended operating free-air temperature range, C_L = 15 pF (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = 0.8 V	V _{CC} = ± 0.		V _{CC} =	: 1.5 V 1 V	_	c = 1.8 0.15 V		V _{CC} = ± 0.		UNIT
	(INPUT)	(001701)	TYP	MIN	MAX	MIN	MAX	MIN	TYP	MAX	MIN	MAX	
^t pd	A or B	B or A	5	1	3.2	0.6	2	0.5	1	1.7	0.4	1.4	ns
t _{en}	ÖE	A or B	9	1.2	4.9	1	3	0.8	1.2	2.4	0.6	1.8	ns
^t dis	ŌĒ	A or B	9.5	1.9	5.7	1.2	4	0.9	1.9	4.1	0.6	2.9	ns


switching characteristics over recommended operating free-air temperature range, C_L = 30 pF (unless otherwise noted) (see Figure 1)

PARAMETER	FROM	TO		;C = 1.8 : 0.15 V		V _{CC} =		UNIT
	(INPUT)	(OUTPUT)	MIN	TYP	MAX	MIN	MAX	
^t pd	A or B	B or A	0.6	1.3	2.2	0.5	1.8	ns
t _{en}	Œ	A or B	1.1	1.5	3	1.1	2.4	ns
t _{dis}	ŌĒ	A or B	1.6	2.2	4	0.8	2.6	ns

operating characteristics, $T_A = 25^{\circ}C$


	PARAMETE	R	TEST CONDITIONS	V _{CC} = 0.8 V	V _{CC} = 1.2 V TYP	V _{CC} = 1.5 V	V _{CC} = 1.8 V TYP	V _{CC} = 2.5 V TYP	UNIT
	Power	Outputs enabled	(40 1411-	19	20	21	23	28	
C _{pd}	dissipation capacitance	Outputs disabled	f = 10 MHz	1	1	1	1	1	pF

PARAMETER MEASUREMENT INFORMATION



TEST	S1
tPLH/tPHL	Open
tPLZ/tPZL	2×V _{CC}
tPHZ/tPZH	GND

VCC	CL	RL	$oldsymbol{V}_\Delta$
0.8 V	15 pF	2 k Ω	0.1 V
1.2 V \pm 0.1 V	15 pF	2 k Ω	0.1 V
1.5 V \pm 0.1 V	15 pF	2 k Ω	0.1 V
1.8 V \pm 0.15 V	15 pF	2 k Ω	0.15 V
2.5 V \pm 0.2 V	15 pF	2 k Ω	0.15 V
1.8 V \pm 0.15 V	30 pF	1 k Ω	0.15 V
2.5 V \pm 0.2 V	30 pF	500 Ω	0.15 V



- NOTES: A. C_L includes probe and jig capacitance.
 - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 - C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_O = 50 \Omega$, slew rate \geq 1 V/ns.
 - D. The outputs are measured one at a time with one transition per measurement.
 - E. tpLZ and tpHZ are the same as tdis.
 - F. tpzL and tpzH are the same as ten.
 - G. tpLH and tpHL are the same as tpd.
 - H. All parameters and waveforms are not applicable to all devices.

Figure 1. Load Circuit and Voltage Waveforms





www.ti.com 7-May-2025

PACKAGING INFORMATION

Orderable part number	Status	Material type	Package Pins	Package qty Carrier	RoHS	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking (6)
						(4)	(5)		
SN74AUCH245RGYR	Active	Production	VQFN (RGY) 20	3000 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	MT245

⁽¹⁾ Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

⁽²⁾ Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

⁽⁴⁾ Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.


⁽⁶⁾ Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.



www.ti.com 3-Jun-2022

TAPE AND REEL INFORMATION

REEL DIMENSIONS Reel Diameter Reel Width (W1)



A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74AUCH245RGYR	VQFN	RGY	20	3000	330.0	12.4	3.8	4.8	1.6	8.0	12.0	Q1



PACKAGE MATERIALS INFORMATION

www.ti.com 3-Jun-2022




*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)	
SN74AUCH245RGYR	VQFN	RGY	20	3000	356.0	356.0	35.0	

3.5 x 4.5, 0.5 mm pitch

PLASTIC QUAD FGLATPACK - NO LEAD


This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.







PLASTIC QUAD FLATPACK - NO LEAD




NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
 2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.



PLASTIC QUAD FLATPACK - NO LEAD




NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- 5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.



PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025. Texas Instruments Incorporated