LDO Regulator - Ultra

Low I_a 350 mA

NCV8774C

The NCV8774C is a 350 mA LDO regulator. Its robustness allows NCV8774C to be used in severe automotive environments. Ultra low quiescent current as low as 17 µA typical makes it suitable for applications permanently connected to battery requiring ultra low quiescent current with or without load. This feature is especially critical when modules remain in active mode when ignition is off. The NCV8774C contains protection functions as current limit, thermal shutdown.

Features

- Output Voltage Options: 3.3 V and 5 V
- Output Voltage Accuracy: ±2%
- Output Current up to 350 mA
- Ultra Low Quiescent Current: typ 17 μA
- Wide Input Voltage Operation Range: up to 40 V
- Protection Features
 - Current Limitation
 - Thermal Shutdown
- EMC Compliant
- NCV Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC-Q100 Grade 1 Qualified and PPAP Capable
- These are Pb-Free Devices

Typical Applications (For safety applications refer to Figure 29)

- Body Control Module
- Instruments and Clusters
- Occupant Protection and Comfort
- Powertrain




Figure 1. Typical Application Schematic



ON Semiconductor®

www.onsemi.com

MARKING DIAGRAM



DPAK-3 **DT SUFFIX CASE 369C**



= Voltage Option = Assembly Location

= Wafer Lot WI I = Year WW = Work Week G = Pb-Free Package

ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page 12 of this data sheet.




Figure 2. Simplified Block Diagram

PIN CONNECTIONS




Figure 3. Pin Connections

PIN FUNCTION DESCRIPTION

Pin No.	Pin Name	Description		
1	V _{in}	Positive Power Supply Input. Connect 0.1 μF capacitor to ground.		
2, TAB	GND	Power Supply Ground.		
3	V _{out}	Regulated Output Voltage. Connect 1 μF capacitor with ESR < 5 Ω to ground.		

ABSOLUTE MAXIMUM RATINGS

Rating		Symbol	Min	Max	Unit
Input Voltage (Note 1)	DC	V _{in}	-0.3	40	V
Input Voltage (Note 2)	Load Dump - Suppressed	U _S *	-	45	V
Output Voltage		V _{out}	-0.3	7	V
Junction Temperature		T_J	-40	150	°C
Storage Temperature		T _{STG}	-55	150	°C

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

- 1. Refer to ELECTRICAL CHĂRACTERISTICS and APPLICATION INFORMATION for Safe Operating Area.
- 2. Load Dump Test B (with centralized load dump suppression) according to ISO16750-2 standard. Guaranteed by design. Not tested in production. Passed Class A according to ISO16750-1.

ESD CAPABILITY (Note 3)

Rating	Symbol	Min	Max	Unit
ESD Capability, Human Body Model	ESD _{HBM}	-4	4	kV
ESD Capability, Charged Device Model	ESD _{CDM}	-1	1	kV

3. This device series incorporates ESD protection and is tested by the following methods:

ESD Human Body Model tested per AEC-Q100-002 (JS-001-2017)

Field Induced Charge Device Model ESD characterization is not performed on plastic molded packages with body sizes smaller than 2 x 2 mm due to the inability of a small package body to acquire and retain enough charge to meet the minimum CDM discharge current waveform characteristic defined in JEDEC JS-002-2018

LEAD SOLDERING TEMPERATURE AND MSL (Note 4)

Rating	Symbol	Min	Max	Unit
Moisture Sensitivity Level DPAK-	MSL		1	-

^{4.} For more information, please refer to our Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

THERMAL CHARACTERISTICS

Rating	Symbol	Value	Unit
Thermal Characteristics, DPAK-3 Thermal Resistance, Junction-to-Air (Note 5) Thermal Reference, Junction-to-Case (Note 5) Thermal Resistance, Junction-to-Air (Note 6) Thermal Reference, Junction-to-Case (Note 6)	R _{θJA} R _{ΨJC} R _{θJA} R _{ΨJC}	49 6.6 28 6.6	°C/W

- Values based on 1s0p board with copper area of 645 mm² (or 1 in²) of 1 oz copper thickness and FR4 PCB substrate. Single layer according to JEDEC51.3.
- Values based on 2s2p board with copper area of 645 mm² (or 1 in²) of 1 oz copper thickness and FR4 PCB substrate. 4 layers according to JEDEC51.7.

RECOMMENDED OPERATING RANGE

Rating	Symbol	Min	Max	Unit
Input Voltage (Note 7)	V _{in}	4.5	40	V
Junction Temperature	T_J	-40	150	°C

Functional operation above the stresses listed in the Recommended Operating Ranges is not implied. Extended exposure to stresses beyond the Recommended Operating Ranges limits may affect device reliability.

7. Minimum $V_{in} = 4.5 \text{ V}$ or $(V_{out} + V_{DO})$, whichever is higher.

ELECTRICAL CHARACTERISTICS V_{in} = 13.5 V, C_{in} = 0.1 μF, C_{out} = 1 μF, Min and Max values are valid for temperature range $-40^{\circ}C \le T_{J} \le +150^{\circ}C$ unless noted otherwise and are guaranteed by test, design or statistical correlation. Typical values are referenced to T_{J} = 25°C. (Note 8)

Test Conditions

Symbol Min

Тур

Max Unit

	rest conditions	Cyllibol	141111	קעי	IVIGA	Oilit
				-		
3.3 V 5.0 V	V_{in} = 4.5 V to 40 V, I_{out} = 0.1 mA to 200 mA V_{in} = 4.5 V to 16 V, I_{out} = 0.1 mA to 350 mA V_{in} = 5.45 V to 40 V, I_{out} = 0.1 mA to 200 mA V_{in} = 5.7 V to 16 V, I_{out} = 0.1 mA to 350 mA	V _{out}	3.234 3.234 4.9 4.9	3.3 3.3 5.0 5.0	3.366 3.366 5.1 5.1	V
3.3 V 5.0 V	V _{in} = 4.5 V to 40 V, I _{out} = 0 mA V _{in} = 5.45 V to 40 V, I _{out} = 0 mA	V _{out}	3.234 4.9	3.3 5.0	3.366 5.1	V
3.3 V 5.0 V	V _{in} = 4.5 V to 28 V, I _{out} = 5 mA V _{in} = 6 V to 28 V, I _{out} = 5 mA	Reg _{line}	-20	0	20	mV
	I _{out} = 0.1 mA to 350 mA	Reg _{load}	-35	0	35	mV
5.0 V	I _{out} = 200 mA I _{out} = 350 mA	V _{DO}	- -	200 350	350 600	mV
				-		
t)	$\begin{split} I_{out} &= 0 \text{ mA, } T_J = 25^{\circ}\text{C} \\ I_{out} &= 0 \text{ mA, } T_J \leq 125^{\circ}\text{C} \\ I_{out} &= 0.1 \text{ mA, } T_J = 25^{\circ}\text{C} \\ I_{out} &= 0.1 \text{ mA, } T_J \leq 125^{\circ}\text{C} \end{split}$	Iq	- - -	17 - 19 -	21 23 23 25	μΑ
N				-		
	V _{out} = 0.96 x V _{out_nom}	I _{LIM}	400	_	1100	mA
	V _{out} = 0 V	I _{SC}	400	-	1100	mA
Note 10)	f = 100 Hz, 0.5 V _{pp}	PSRR	-	80	_	dB
е		T _{SD}	150	175	195	°C
	5.0 V 3.3 V 5.0 V 5.0 V 5.0 V	$\begin{array}{c} 3.3 \text{ V} \\ 5.0 \text{ V} \\ V_{in} = 4.5 \text{ V to } 40 \text{ V, } I_{out} = 0 \text{ mA} \\ 5.0 \text{ V} \\ V_{in} = 5.45 \text{ V to } 40 \text{ V, } I_{out} = 0 \text{ mA} \\ \hline \\ 3.3 \text{ V} \\ V_{in} = 4.5 \text{ V to } 28 \text{ V, } I_{out} = 5 \text{ mA} \\ \hline \\ 5.0 \text{ V} \\ V_{in} = 6 \text{ V to } 28 \text{ V, } I_{out} = 5 \text{ mA} \\ \hline \\ I_{out} = 0.1 \text{ mA to } 350 \text{ mA} \\ \hline \\ 5.0 \text{ V} \\ I_{out} = 200 \text{ mA} \\ I_{out} = 350 \text{ mA} \\ \hline \\ I_{out} = 0 \text{ mA, } T_J = 25^{\circ}\text{C} \\ I_{out} = 0.1 \text{ mA, } T_J \leq 125^{\circ}\text{C} \\ I_{out} = 0.1 \text{ mA, } T_J \leq 125^{\circ}\text{C} \\ I_{out} = 0.1 \text{ mA, } T_J \leq 125^{\circ}\text{C} \\ \hline I_{out} = 0.1 \text{ mA, } T_J \leq 125^{\circ}\text{C} \\ \hline \\ I_{out} = 0.1 \text{ mA, } T_J \leq 125^{\circ}\text{C} \\ \hline \\ V_{out} = 0.96 \text{ x } V_{out_nom} \\ \hline \\ V_{out} = 0 \text{ V} \\ \hline \end{array}$	$\begin{array}{c} 3.3 \ V \\ V_{in} = 4.5 \ V \ to \ 40 \ V, \ I_{out} = 0.1 \ mA \ to \ 200 \ mA \\ V_{in} = 4.5 \ V \ to \ 16 \ V, \ I_{out} = 0.1 \ mA \ to \ 350 \ mA \\ V_{in} = 5.45 \ V \ to \ 40 \ V, \ I_{out} = 0.1 \ mA \ to \ 200 \ mA \\ V_{in} = 5.7 \ V \ to \ 16 \ V, \ I_{out} = 0.1 \ mA \ to \ 250 \ mA \\ \hline 3.3 \ V \\ V_{in} = 4.5 \ V \ to \ 40 \ V, \ I_{out} = 0 \ mA \\ \hline 5.0 \ V \\ V_{in} = 5.45 \ V \ to \ 40 \ V, \ I_{out} = 0 \ mA \\ \hline 5.0 \ V \\ V_{in} = 6 \ V \ to \ 28 \ V, \ I_{out} = 5 \ mA \\ \hline V_{out} = 0.1 \ mA \ to \ 350 \ mA \\ \hline \\ I_{out} = 0.1 \ mA \ to \ 350 \ mA \\ \hline \\ I_{out} = 200 \ mA \\ I_{out} = 200 \ mA \\ I_{out} = 350 \ mA \\ \hline \\ I_{out} = 0 \ mA, \ T_{J} = 25^{\circ}C \\ I_{out} = 0 \ mA, \ T_{J} \le 125^{\circ}C \\ I_{out} = 0.1 \ mA, \ T_{J} \le 125^{\circ}C \\ I_{out} = $	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	3.3 V V _{in} = 4.5 V to 40 V, I _{out} = 0.1 mA to 200 mA V _{in} = 4.5 V to 16 V, I _{out} = 0.1 mA to 350 mA 3.234 3.3 5.0 V V _{in} = 5.45 V to 40 V, I _{out} = 0.1 mA to 200 mA V _{in} = 5.7 V to 16 V, I _{out} = 0.1 mA to 350 mA 4.9 5.0 3.3 V V _{in} = 4.5 V to 40 V, I _{out} = 0 mA 5.0 V V _{in} = 5.7 V to 16 V, I _{out} = 0 mA 5.0 V V _{in} = 5.45 V to 40 V, I _{out} = 0 mA 5.0 V V _{in} = 5.45 V to 40 V, I _{out} = 0 mA 5.0 V V _{in} = 6 V to 28 V, I _{out} = 5 mA 5.0 V V _{in} = 6 V to 28 V, I _{out} = 5 mA 7.0 V V _{in} = 6 V to 28 V, I _{out} = 5 mA 7.0 V V _{in} = 6 V to 28 V, I _{out} = 5 mA 7.0 V I _{out} = 200 mA 7.0 V _{in} = 350 mA 7.0 V _{in} = 0 mA, T _J = 25°C 7.0 V _{in} = 0 mA, T _J =	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$

Parameter

^{8.} Performance guaranteed over the indicated operating temperature range by design and/or characterization tested at T_A ≈ T_J. Low duty cycle pulse techniques are used during testing to maintain the junction temperature as close to ambient as possible.

^{9.} Measured when output voltage falls 100 mV below the regulated voltage at V_{in} = 13.5 V. 10. Values based on design and/or characterization.




Figure 4. Quiescent Current vs. Temperature

Figure 5. Quiescent Current vs. Input Voltage




Figure 6. Quiescent Current vs. Output Current




Figure 7. Output Voltage vs. Temperature

Figure 8. Output Voltage vs. Temperature




Figure 9. Output Voltage vs. Input Voltage




Figure 10. Output Voltage vs. Input Voltage




Figure 11. Dropout vs. Output Current




Figure 12. Dropout vs. Temperature




Figure 13. Output Current Limit vs. Input Voltage




Figure 14. Output Current Limit vs. Input Voltage




Figure 15. Output Current Limit vs. Temperature




Figure 16. Output Current Limit vs. Temperature




Figure 17. C_{out} ESR Stability Region vs. Output Current




Figure 18. C_{out} ESR Stability Region vs. Output Current

TYPICAL CHARACTERISTICS





Figure 24. Power Up/Down Response

Figure 23. Power Up/Down Response






Figure 25. PSRR vs. Frequency

Figure 26. PSRR vs. Frequency




Figure 27. Noise vs. Frequency

DEFINITIONS

General

All measurements are performed using short pulse low duty cycle techniques to maintain junction temperature as close as possible to ambient temperature.

Output voltage

The output voltage parameter is defined for specific temperature, input voltage and output current values or specified over Line, Load and Temperature ranges.

Line Regulation

The change in output voltage for a change in input voltage measured for specific output current over operating ambient temperature range.

Load Regulation

The change in output voltage for a change in output current measured for specific input voltage over operating ambient temperature range.

Dropout Voltage

The input to output differential at which the regulator output no longer maintains regulation against further reductions in input voltage. It is measured when the output drops 100 mV below its nominal value. The junction temperature, load current, and minimum input supply requirements affect the dropout level.

Quiescent and Disable Currents

Quiescent Current (I_q) is the difference between the input current (measured through the LDO input pin) and the output load current.

Current Limit and Short Circuit Current Limit

Current Limit is value of output current by which output voltage drops below 96% of its nominal value. Short Circuit Current Limit is output current value measured with output of the regulator shorted to ground.

PSRR

Power Supply Rejection Ratio is defined as ratio of output voltage and input voltage ripple. It is measured in decibels (dB).

Line Transient Response

Typical output voltage overshoot and undershoot response when the input voltage is excited with a given slope.

Load Transient Response

Typical output voltage overshoot and undershoot response when the output current is excited with a given slope between low-load and high-load conditions.

Thermal Protection

Internal thermal shutdown circuitry is provided to protect the integrated circuit in the event that the maximum junction temperature is exceeded. When activated at typically 175°C, the regulator turns off. This feature is provided to prevent failures from accidental overheating.

Maximum Package Power Dissipation

The power dissipation level is maximum allowed power dissipation for particular package or power dissipation at which the junction temperature reaches its maximum operating value, whichever is lower.

APPLICATIONS INFORMATION

The NCV8774C regulator is self-protected with internal thermal shutdown and internal current limit. Typical characteristics are shown in Figures 4 to 27.

Input Decoupling (Cin)

A ceramic or tantalum $0.1~\mu F$ capacitor is recommended and should be connected close to the NCV8774C package. Higher capacitance and lower ESR will improve the overall line and load transient response.

If extremely fast input voltage transients are expected then appropriate input filter must be used in order to decrease rising and/or falling edges below 4 V/ μ s for proper operation. The filter can be composed of several capacitors in parallel.

Output Decoupling (Cout)

The NCV8774C is a stable component and does not require a minimum Equivalent Series Resistance (ESR) for the output capacitor. Stability region of ESR vs Output Current is shown in Figures 17 to 18. The minimum output decoupling value is 1 μF and can be augmented to fulfill stringent load transient requirements. The regulator works with ceramic chip capacitors as well as tantalum devices. Larger values improve noise rejection and load regulation transient response.

Thermal Considerations

As power in the NCV8774C increases, it might become necessary to provide some thermal relief. The maximum power dissipation supported by the device is dependent upon board design and layout. Mounting pad configuration on the PCB, the board material, and the ambient temperature affect the rate of junction temperature rise for the part. When the NCV8774C has good thermal conductivity through the PCB, the junction temperature will be relatively low with high power applications. The maximum dissipation the NCV8774C can handle is given by:

$$P_{D(max)} = \frac{\left[T_{J(max)} - T_{A}\right]}{R_{\theta JA}}$$
 (eq. 1)

Since T_J is not recommended to exceed 150°C, then the NCV8774C soldered on 645 mm², 1 oz copper area, FR4

can dissipate up to 2.53 W for 1s0p PCB board and 4.49 W for 2s2p PCB board when the ambient temperature (T_A) is 25°C. See Figure 28 for $R_{\theta JA}$ versus PCB area. The power dissipated by the NCV8774C can be calculated from the following equations:

$$P_{D} = V_{in}(I_{q}@I_{out}) + I_{out}(V_{in} - V_{out}) \qquad (eq. 2)$$

or

$$V_{in(max)} = \frac{P_{D(max)} + (V_{out} \times I_{out})}{I_{out} + I_{q}}$$
 (eq. 3)

NOTE: Items containing I_q can be neglected if $I_{out} >> I_q$.




Figure 28. Thermal Resistance vs. PCB Copper Area

Hints

 V_{in} and GND printed circuit board traces should be as wide as possible. When the impedance of these traces is high, there is a chance to pick up noise or cause the regulator to malfunction. Place external components, especially the output capacitor, as close as possible to the NCV8774C and make traces as short as possible. The NCV8774C is not developed in compliance with ISO26262 standard. If application is safety critical then the below application example diagram shown in Figure 29 can be used.




Figure 29. NCV8774C Application Diagram


ORDERING INFORMATION

Device	Output Voltage	Marking	Package	Shipping [†]
NCV8774CDT50RKG	5.0 V	8774C5G	DPAK-3 (Pb-Free)	2500 / Tape & Reel
NCV8774CDT33RKG	3.3 V	8774C3G	DPAK-3 (Pb-Free)	2500 / Tape & Reel

[†]For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

DPAK (SINGLE GAUGE) CASE 369C **ISSUE G**

DATE 31 MAY 2023



6.20

[0.244]

3.00

[0.118]





- DIMENSIONING AND TOLERANCING ASME Y14.5M, 1994. CONTROLLING DIMENSION: INCHES
- THERMAL PAD CONTOUR OPTIONAL WITHIN DIMENSIONS 63,
- L3. AND Z. L3, AND Z.


 DIMENSIONS D AND E DO NOT INCLUDE MOLD FLASH,
 PROTRUSIONS, OR BURRS. MOLD FLASH, PROTRUSIONS, OR
 GATE BURRS SHALL NOT EXCEED 0.006 INCHES PER SIDE.
 DIMENSIONS D AND E ARE DETERMINED AT THE
 OUTERMOST EXTREMES OF THE PLASTIC BODY.
 DATUMS A AND B ARE DETERMINED AT DATUM PLANE H.
 DETININAL MOLD ESCALUES.

- OPTIONAL MOLD FEATURE.

DIM	INCHES		MILLIMETERS	
ΠΙΜ	MIN.	MAX.	MIN.	MAX.
Α	0.086	0.094	2.18	2.38
A1	0.000	0.005	0.00	0.13
ø	0.025	0.035	0.63	0.89
b2	0.028	0.045	0.72	1.14
b 3	0.180	0.215	4.57	5.46
Ū	0.018	0.024	0.46	0.61
c2	0.018	0.024	0.46	0.61
D	0.235	0.245	5.97	6.22
E	0.250	0.265	6.35	6.73
e	0.090	BSC	2.29	BSC
Н	0.370	0.410	9.40	10.41
L	0.055	0.070	1.40	1.78
L1	0.114	REF	2.90	REF
L2	0.020	0.020 BSC		BSC
L3	0.035	0.050	0.89	1.27
L4		0.040		1.01
Z	0.155		3.93	







BOTTOM VIEW

2.58

[0.102]

1.60

[0.063]


S

5.80


[0.228]

BOTTOM VIEW

ALTERNATE CONSTRUCTIONS



GENERIC MARKING DIAGRAM*



XXXXXX	= Device Code
Α	= Assembly Location
L	= Wafer Lot
Υ	= Year
WW	= Work Week
G	= Pb-Free Package

RECOMMENDED MOUNTING FOOTPRINT* *FOR ADDITIONAL INFORMATION ON OUR PB-FREE STRATEGY AND SOLDERING DETAILS, PLEASE DUWNLOAD THE ON SEMICONDUCTOR SOLDERING AND MOUNTING TECHNIQUES REFERENCE MANUAL, SOLDERRM/D.

6.17 [0.243]

TYLE 1:	STYLE 2:	STYLE 3:	STYLE 4:	STYLE 5:
PIN 1. BASE	PIN 1. GATE	PIN 1. ANODE	PIN 1. CATHODE	PIN 1. GATE
2. COLLECTOR	2. DRAIN	2. CATHODE	2. ANODE	2. ANODE
3. EMITTER	3. SOURCE	3. ANODE	3. GATE	3. CATHODE
4. COLLECTOR	4. DRAIN	4. CATHODE	4. ANODE	4. ANODE

STYLE 7: PIN 1. GATE 2. COLLECTOR STYLE 6: STYLE 8: STYLE 9: STYLE 10: PIN 1. CATHODE 2. ANODE 3. CATHODE PIN 1. MT1 2. MT2 PIN 1. N/C 2. CATHODE 3. ANODE PIN 1. ANODE 2. CATHODE 3 FMITTER 3 RESISTOR ADJUST 3 GATE 4. MT2 4. COLLECTOR 4. CATHODE 4. ANODE 4. CATHODE

*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot "■", may or may not be present. Some products may not follow the Generic Marking.

DOCUMENT NUMBER:	98AON10527D	Electronic versions are uncontrolled except when accessed directly from the Document Reposit Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.			
DESCRIPTION:	DPAK (SINGLE GAUGE)		PAGE 1 OF 1		

onsemi and ONSEMI are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

onsemi, Onsemi, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at <a href="www.onsemi.org/www.onsemi.or

ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

 $\textbf{Technical Library:} \ \underline{www.onsemi.com/design/resources/technical-documentation}$

onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support

For additional information, please contact your local Sales Representative at www.onsemi.com/support/sales

