

8-Bit Serial-Input DMOS Power Driver


Features and Benefits

- 50 V minimum output clamp voltage
- 150 mA output current (all outputs simultaneously)
- 5 Ω typical $r_{DS(on)}$
- Low power consumption
- Replacement for TPIC6B595N and TPIC6B595DW

Packages:



18-pin DIP
(A package)



20-pin SOICW
(LW package)

Not to scale

Description

The A6B595 combines an 8-bit CMOS shift register and accompanying data latches, control circuitry, and DMOS power driver outputs. Power driver applications include relays, solenoids, and other medium-current or high-voltage peripheral power loads.


The serial-data input, CMOS shift register and latches allow direct interfacing with microprocessor-based systems. Serial-data input rates are over 5 MHz. Use with TTL may require appropriate pull-up resistors to ensure an input logic high.

A CMOS serial-data output enables cascade connections in applications requiring additional drive lines. Similar devices with reduced $r_{DS(on)}$ are available as the A6595.

The A6B595 DMOS open-drain outputs are capable of sinking up to 500 mA. All of the output drivers are disabled (the DMOS sink drivers turned off) by the OUTPUT ENABLE input high. Copper lead frames, reduced supply current requirements, and low on-state resistance allow both devices to sink 150 mA from all outputs continuously, to ambient temperatures over 85°C.

The A6B595 is furnished in a 20-pin dual in-line plastic package and a 20-pin wide-body, small-outline plastic package (SOICW) with gull-wing leads. The Pb (lead) free versions (suffix -T) have 100% matte tin leadframe plating.

Functional Block Diagram



Dwg. FP-013-4

Grounds (terminals 10, 11, and 19) must be connected together externally.

A6B595

8-Bit Serial-Input DMOS Power Driver

Selection Guide

Part Number	Package	Packing
A6B595KA-T	18-pin DIP	18 pieces per tube
A6B595KLW-T	20-pin SOICW	37 pieces per tube
A6B595KLWTR-T	20-pin SOICW	1000 pieces per reel

Absolute Maximum Ratings


Characteristic	Symbol	Notes	Rating	Units
Logic Supply Voltage	V_{DD}		7	V
Output Voltage	V_O		50	V
Input Voltage Range	V_I		-0.3 to 7.0	V
Output Drain Current	I_O	Continuous; each output, all outputs on	150	mA
	I_{OM}	Peak; pulse duration 100 μ s, duty cycle 2%	500	mA
Single-Pulse Avalanche Energy	E_{AS}		30	mJ
Operating Ambient Temperature	T_A	Range K	-40 to 85	$^{\circ}$ C
Maximum Junction Temperature	$T_J(\text{max})$		150	$^{\circ}$ C
Storage Temperature	T_{stg}		-65 to 150	$^{\circ}$ C

Caution: These CMOS devices have input static protection (Class 3) but are still susceptible to damage if exposed to extremely high static electrical charges.

Thermal Characteristics

Characteristic	Symbol	Test Conditions*	Value	Units
Package Thermal Resistance	$R_{\theta JA}$	Package A, 1-layer PCB with copper limited to solder pads	65	$^{\circ}$ C/W
		Package LW, 1-layer PCB with copper limited to solder pads	90	$^{\circ}$ C/W

*Additional thermal information available on the Allegro website




Dwg. GS-004A



Allegro MicroSystems, Inc.
115 Northeast Cutoff
Worcester, Massachusetts 01615-0036 U.S.A.
1.508.853.5000; www.allegromicro.com

PIN-OUT DIAGRAM



Dwg. PP-029-12

Note that the A package (DIP) and the LW package (SOIC) are electrically identical and share a common terminal number assignment.

TERMINAL DESCRIPTIONS


Terminal No.	Terminal Name	Function
1	NC	No internal connection.
2	LOGIC SUPPLY	(V_{DD}) The logic supply voltage (typically 5 V).
3	SERIAL DATA IN	Serial-data input to the shift-register.
4-7	OUT ₀₋₃	Current-sinking, open-drain DMOS output terminals.
8	CLEAR	When (active) low, the registers are cleared (set low).
9	OUTPUT ENABLE	When (active) low, the output drivers are enabled; when high, all output drivers are turned OFF (blanked).
10	GROUND	Reference terminal for output voltage measurements (OUT ₀₋₃).
11	GROUND	Reference terminal for output voltage measurements (OUT ₀₋₇).
12	STROBE	Data strobe input terminal; shift register data is latched on rising edge.
13	CLOCK	Clock input terminal for data shift on rising edge.
14-17	OUT ₄₋₇	Current-sinking, open-drain DMOS output terminals.
18	SERIAL DATA OUT	CMOS serial-data output to the following shift register.
19	GROUND	Reference terminal for input voltage measurements.
20	NC	No internal connection.

NOTE — Grounds (terminals 10, 11, and 19) must be connected together externally.


A6B595

8-Bit Serial-Input DMOS Power Driver


LOGIC INPUTS



DMOS POWER DRIVER OUTPUT



SERIAL DATA OUT



RECOMMENDED OPERATING CONDITIONS
over operating temperature range

- Logic Supply Voltage Range, VDD 4.5 V to 5.5 V
- High-Level Input Voltage, VIH ≥ 0.85VDD
- Low-level input voltage, VIL ≤ 0.15VDD

TRUTH TABLE

Data Input	Clock Input	Shift Register Contents						Serial Data Output	Strobe	Latch Contents						Output Enable	Output Contents					
		I0	I1	I2	...	I6	I7			I0	I1	I2	...	I6	I7		O0	O1	O2	...	O6	O7
H	⌋	H	R0	R1	...	R5	R6	R6														
L	⌋	L	R0	R1	...	R5	R6	R6														
X	⌋	R0	R1	R2	...	R6	R7	R7														
		X	X	X	...	X	X	X	—	R0	R1	R2	...	R6	R7							
		P0	P1	P2	...	P6	P7	P7	⌋	P0	P1	P2	...	P6	P7	L						
										X	X	X	...	X	X	H						

L = Low Logic Level H = High Logic Level X = Irrelevant P = Present State R = Previous State

ELECTRICAL CHARACTERISTICS at $T_A = +25^\circ\text{C}$, $V_{DD} = 5\text{ V}$, $t_{ir} = t_{if} = 10\text{ ns}$ (unless otherwise specified).


Characteristic	Symbol	Test Conditions	Limits			Units
			Min.	Typ.	Max.	
Output Breakdown Voltage	$V_{(BR)DSX}$	$I_O = 1\text{ mA}$	50	—	—	V
Off-State Output Current	I_{DSX}	$V_O = 40\text{ V}$, $V_{DD} = 5.5\text{ V}$	—	0.1	5.0	μA
		$V_O = 40\text{ V}$, $V_{DD} = 5.5\text{ V}$, $T_A = 125^\circ\text{C}$	—	0.15	8.0	μA
Static Drain-Source On-State Resistance	$r_{DS(on)}$	$I_O = 100\text{ mA}$, $V_{DD} = 4.5\text{ V}$	—	4.2	5.7	Ω
		$I_O = 100\text{ mA}$, $V_{DD} = 4.5\text{ V}$, $T_A = 125^\circ\text{C}$	—	6.8	9.5	Ω
		$I_O = 350\text{ mA}$, $V_{DD} = 4.5\text{ V}$ (see note)	—	5.5	8.0	Ω
Nominal Output Current	I_{ON}	$V_{DS(on)} = 0.5\text{ V}$, $T_A = 85^\circ\text{C}$	—	90	—	mA
Logic Input Current	I_{IH}	$V_I = V_{DD} = 5.5\text{ V}$	—	—	1.0	μA
	I_{IL}	$V_I = 0$, $V_{DD} = 5.5\text{ V}$	—	—	-1.0	μA
SERIAL-DATA Output Voltage	V_{OH}	$I_{OH} = -20\text{ }\mu\text{A}$, $V_{DD} = 4.5\text{ V}$	4.4	4.49	—	V
		$I_{OH} = -4\text{ mA}$, $V_{DD} = 4.5\text{ V}$	4.0	4.2	—	V
	V_{OL}	$I_{OL} = 20\text{ }\mu\text{A}$, $V_{DD} = 4.5\text{ V}$	—	0.005	0.1	V
		$I_{OL} = 4\text{ mA}$, $V_{DD} = 4.5\text{ V}$	—	0.3	0.5	V
Prop. Delay Time	t_{PLH}	$I_O = 100\text{ mA}$, $C_L = 30\text{ pF}$	—	150	—	ns
	t_{PHL}	$I_O = 100\text{ mA}$, $C_L = 30\text{ pF}$	—	90	—	ns
Output Rise Time	t_r	$I_O = 100\text{ mA}$, $C_L = 30\text{ pF}$	—	200	—	ns
Output Fall Time	t_f	$I_O = 100\text{ mA}$, $C_L = 30\text{ pF}$	—	200	—	ns
Supply Current	$I_{DD(OFF)}$	$V_{DD} = 5.5\text{ V}$, Outputs OFF	—	20	100	μA
	$I_{DD(ON)}$	$V_{DD} = 5.5\text{ V}$, Outputs ON	—	150	300	μA
	$I_{DD(fclk)}$	$f_{clk} = 5\text{ MHz}$, $C_L = 30\text{ pF}$, Outputs OFF	—	0.4	5.0	mA

Typical Data is at $V_{DD} = 5\text{ V}$ and is for design information only.

NOTE — Pulse test, duration 100 μs , duty cycle 2%.

TIMING REQUIREMENTS and SPECIFICATIONS

(Logic Levels are V_{DD} and Ground)



- A.** Data Active Time Before Clock Pulse
(Data Set-Up Time), $t_{su(D)}$ **20 ns**
- B.** Data Active Time After Clock Pulse
(Data Hold Time), $t_{h(D)}$ **20 ns**
- C.** Clock Pulse Width, $t_{w(CLK)}$ **40 ns**
- D.** Time Between Clock Activation
and Strobe, $t_{su(ST)}$ **50 ns**
- E.** Strobe Pulse Width, $t_{w(ST)}$ **50 ns**
- F.** Output Enable Pulse Width, $t_{w(OE)}$ **4.5 μ s**


NOTE – Timing is representative of a 12.5 MHz clock.
Higher speeds are attainable.

Serial data present at the input is transferred to the shift register on the rising edge of the CLOCK input pulse. On succeeding CLOCK pulses, the registers shift data information towards the SERIAL DATA OUTPUT.

Information present at any register is transferred to the respective latch on the rising edge of the STROBE input pulse (serial-to-parallel conversion).

When the OUTPUT ENABLE input is high, the output source drivers are disabled (OFF). The information stored in the latches is not affected by the OUTPUT ENABLE input. With the OUTPUT ENABLE input low, the outputs are controlled by the state of their respective latches.


TEST CIRCUITS




$$E_{AS} = I_{AS} \times V_{(BR)DSX} \times t_{AV}/2$$

Single-Pulse Avalanche Energy Test Circuit and Waveforms


LOGIC SYMBOL



Package A, 18-Pin DIP



Package LW, 20-Pin SOICW



Copyright ©1999-2008, Allegro MicroSystems, Inc.

The products described here are manufactured under one or more U.S. patents or U.S. patents pending.

Allegro MicroSystems, Inc. reserves the right to make, from time to time, such departures from the detail specifications as may be required to permit improvements in the performance, reliability, or manufacturability of its products. Before placing an order, the user is cautioned to verify that the information being relied upon is current.

Allegro's products are not to be used in life support devices or systems, if a failure of an Allegro product can reasonably be expected to cause the failure of that life support device or system, or to affect the safety or effectiveness of that device or system.

The information included herein is believed to be accurate and reliable. However, Allegro MicroSystems, Inc. assumes no responsibility for its use; nor for any infringement of patents or other rights of third parties which may result from its use.

For the latest version of this document, visit our website:

www.allegromicro.com



Allegro MicroSystems, Inc.
115 Northeast Cutoff
Worcester, Massachusetts 01615-0036 U.S.A.
1.508.853.5000; www.allegromicro.com