SN105125 150-mA LOW DROPOUT REGULATOR WITH POK

SLVS418 - JANUARY 2002

features

- Low Dropout Voltage Regulator, 1.2-V
- 150-mA Load Current Capability
- Power Okay (POK) Function
- Load Independent, Low Ground Current,150-μA
- Current Limiting
- Thermal Shutdown
- Low Sleep State Current (Off Mode)
- Fast Transient Response
- Low Variation Due to Load and Line Regulation
- Output Stable With Low ESR Capacitors
- TTL Logic Controlled Enable Input

applications


- Processor Powerup Sequencing
- Palmtop Computers, Laptops, and Notebooks

description

The SN105125 is a low dropout voltage regulator with an output tolerance of $\pm 2\%$ over the operating range. The device is optimized for low noise applications and has a low quiescent current (enable <0.8 V). The device has a low dropout voltage at full load (150 mA). The power okay function monitors the output voltage and indicates when an error occurs in the system (active low). In the event of an output fault such as overcurrent, thermal shutdown, or dropout, the power okay output is pulled low (open drain).

The SN105125 has a fast transient response recovery capability in the event of load transition from heavy load to light load. The device also minimizes overshoot during this condition. During power down, the output capacitor and load are de-energized through the internal active shutdown clamp, which is turned on when the device is disabled.

The SN105125 requires a small output capacitor for stability with low ESR. An input capacitor is not required unless the bulk ac capacitor is placed away from the device or the power supply is a battery. In this situation, a $1-\mu F$ capacitor is recommended for the application. Low ESR ceramic capacitors may be used with the device to reduce board space in power applications, a key concern in hand-held wireless devices.





Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.


PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 2002, Texas Instruments Incorporated

SLVS418 - JANUARY 2002

functional block diagram



Terminal Functions

TERMINA	TERMINAL		DESCRIPTION						
NAME	NO.	1/0	DESCRIPTION						
EN	3	_	ole/shutdown input (active high)						
GND	2	_	round						
POK	4	- 1	Power okay indicator						
VI	1	I	Input supply voltage						
VO	5	0	Output voltage						

SLVS418 - JANUARY 2002

absolute maximum ratings over operating free-air temperature (unless otherwise noted)†

Main input voltage range, V _I (see Notes 1 and 2)	. 0 V to	o 7 V
Enable input voltage range, V _(EN) (see Notes 1 and 2)	0 V	/ – V _I
Power okay output voltage range V _(POK) , (see Notes 1 and 2)	0 V	/ – V _I
Regulated output current limit, IO	400	0 mA
Continuous power dissipation, P _{D.} T _A = 25°C	0.	.5 W
Electrostatic discharge susceptibility, V _(HBMESD) , (see Note 3)		2 kV
Junction temperature, T _J ,	1	50°C
Storage temperature range, T _{stq}	°C to 1	50°C
Lead temperature (soldering, 10 sec)		

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. All voltage values are with respect to GND.
 - 2. Absolute negative voltage on these terminals should not go below $-0.5\ V.$
 - 3. The human body model is a 100-pF capacitor discharged through a 1.5-kΩ resistor into each terminal. Devices are ESD sensitive. Handling precautions are recommended.

recommended operating conditions

	MIN	TYP MAX	UNIT
Main input voltage, V _I (see Notes 1 and 2)	3	5.25	V
Enable input voltage, V _(EN) (see Notes 1 and 2)	0	V	V
Power okay voltage, V _(POK) (see Notes 1 and 2)	0	V	V
Operating ambient temperature, T _A	0	70	°C

NOTES: 1. All voltage values are with respect to GND.

2. Absolute negative voltage on these terminals should not go below $-0.5\ V$.



SLVS418 – JANUARY 2002

electrical characteristics, T_A= 25°C, V_I =5 V, V_(EN) = V_I, I_O = 100 μ A, C_L =1 μ F(unless otherwise noted)

regulator VO

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNITS	
	Output voltage	I _O = 25 mA		1.2		V	
VO	Outro to the control of	I _O = 0	-1%		1%		
	Output voltage accuracy	$I_O = 50$ mA, $T_A = 0$ °C to 70°C (see Note 4)	-2%		2%		
IQ	Quiescent supply current	V _(EN) ≤ 0.8 V		1		μΑ	
I _(GND)	0 1, 1 1, 1, 1, 1, 5)	I _O = 0		150			
	Ground terminal current (see Note 5)	I _O = 150 mA		150		μΑ	
IL	Output load current		150			mA	
I(Limit)	Output current limit	V _O = 0	160	300		mA	
$\Delta V(LNR)$	Line regulation	V _I = 3 V to 5.25 V		10		mV	
$\Delta V_{(LDR)}$	Load regulation	I _O = 0.1 mA to150 mA, See Note 6		2%	3%		
V V	Programme and continues	I _O = 100 μA		1		.,	
VI – VO	Dropout voltage	I _O = 150 mA		1	V		
CL	Load capacitance	ESR and capacitance tradeoffs		1		μF	
I _(REV)	Reverse output current on V _I	$V_I = GND$, $V_O = regulated voltage$			50	μΑ	

NOTES: 4. Assured by design, not tested in production.

- 5. Ground terminal current is the regulator quiescent current drawn from the supply to support the load current.
- 6. Regulation is measured at constant junction temperature using low duty cycle pulse testing. Devices are tested for load regulation in the load range from 0.1 mA to 150 mA.

enable input

	•					
PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNITS
V_{IL}	Regulated shutdown	V _I = 3 V to 5.25 V regulated shutdown			0.8	V
VIH	Regulated enabled	V _I = 3 V to 5.25 V regulated enabled	2			V
I _(EN)	= 11 :	Shutdown, V _{IL} ≤ 0.8 V		0.01		
	Enable input current	Enabled, V _{IH} ≥ 2 V	0.01			μΑ
	Resistance discharge	V _(EN) ≤ 0.8 V		500		Ω

thermal protection (see Note 4)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNITS
T _(SD)	Thermal shutdown			165		°C
T(SDHYS)	Hysteresis			15		°C

NOTE 4: Assured by design, not tested in production.

power okay (see Note 7)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNITS
V(POKLO)	Low threshold	Output falls % of VO (power NOT okay)	85%			
V(POKTH)	High threshold	Output reaches % of VO, starts delay timer (power okay)	90%			
VOL	VO out of regulation	Fault condition, I _{OL} = 100 μA			0.4	V
l _{lkg}	Leakage current	V _I = 5 V			1	μΑ

NOTE 7: Power okay is a function of the output voltage being 5% lower than the specified range. The function is a detection of one of the following: over current, over temperature, or dropout.



SN105125 150-mA LOW DROPOUT REGULATOR WITH POK

SLVS418 - JANUARY 2002

switching characteristics (see Note 4), $T_A = 25^{\circ}C$, $V_I = 5$ V, $V_{(EN)} = V_I$, $I_O = 100~\mu A$, $C_L = 1~\mu F$ (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Power up overshoot		Maximum voltage overshoot allowed on output during powerup		1%		
t(STEP)	Output transient time limit	Time for output to return within specified regulation range		5		μs
	Output transient voltage limit	Voltage that load step can affect the nominal output voltage		1%		
I(SR)	Load step current slew rate	$I_L = 0.1$ mA to 150 mA		10		mA/μs
t _r	Power up rise time			50		μs
tf	Power down fall time	Discharge resistance = 500 Ω , V _O < 1.08 V	_	60		μs
td(POK)	Power okay delay time	V _I > V _(POKTH) until POK↑		2.5		ms

NOTE 4: Assured by design, not tested in production.

thermal resistance

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
$R_{\theta JC}$	Thermal impedance, junction-to-case			145		°C/W
$R_{\theta JA}$	Thermal impedance, junction-to-ambient	_		235		°C/W

PARAMETER MEASUREMENT INFORMATION




Figure 1. Power Okay Timing During Power Up




Figure 2. Power Okay Delay Timing and Output Voltage Supervisory

TYPICAL CHARACTERISTICS




Figure 3. Load Regulation, 50-mA Dynamic Load Step (V_I = 3 V)




Figure 4. Load Regulation, 150-mA Dynamic Load Step (V_I = 3 V)

TYPICAL CHARACTERISTICS




Figure 5. Load Regulation, 50-mA Dynamic Load Step (V_I = 5 V)




Figure 6. Load Regulation, 150-mA Dynamic Load Step (V_I = 5 V)



TYPICAL CHARACTERISTICS




Figure 7. Power Okay Delay During Power Up Condition




Figure 8. Power Okay Delay During Power Down Condition

THERMAL INFORMATION

The SN105125 is designed to provide a continuous load current of 150 mA when the maximum power dissipation of the package is not exceeded in the application. To determine the maximum power dissipation of the package, use the junction-to-ambient thermal resistance of the device. The basic equation is as follows:

Maximum power dissipation (W)

$$P_{D(MAX)} = (T_{J(MAX)} - T_A) / R_{\theta JA}$$
 (maximum power dissipation limit)

Where:

 $T_{J(MAX)}$ is the maximum junction temperature of the die (less than 150°C, minimum thermal shutdown) T_A is the operating ambient temperature

 $R_{\theta JA}$ is the thermal resistance and is layout dependent

The recommended minimum footprint offers a $R_{\theta JA}$ of 235°C/W.

To determine the actual power dissipation of the regulator, use the following equation:

$$P_D = (V_I - V_O) I_O + V_I I_{(GND)}$$
 (Watts)

Power dissipation resulting from quiescent current is negligible. When the power dissipation is excessive, the thermal protection circuit is triggered.



APPLICATION INFORMATION




Figure 9. Typical Application Schematic




Figure 10. Typical Application For Processor VID Code Power Sequencing Schematic

PACKAGE OPTION ADDENDUM



10-Dec-2020

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
SN105125DBVR	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	SBAI	Samples
SN105125DBVRG4	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	SBAI	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.







10-Dec-2020

PACKAGE MATERIALS INFORMATION

www.ti.com 24-Apr-2020


TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




*All dimensions are nominal

Device	Package Type	Package Drawing			Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN105125DBVR	SOT-23	DBV	5	3000	178.0	9.0	3.3	3.2	1.4	4.0	8.0	Q3



PACKAGE MATERIALS INFORMATION

www.ti.com 24-Apr-2020



*All dimensions are nominal

ĺ	Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
	SN105125DBVR	SOT-23	DBV	5	3000	180.0	180.0	18.0

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

Tl's products are provided subject to Tl's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such Tl products. Tl's provision of these resources does not expand or otherwise alter Tl's applicable warranties or warranty disclaimers for Tl products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2020, Texas Instruments Incorporated