

Vertical and Planar Hall-Effect Switches

FEATURES AND BENEFITS


- ASIL Compliant: ASIL A (pending confirmation) safety element out-of-context (SEooC) developed in accordance with ISO 26262, when used as specified in the safety manual
- Planar and vertical Hall-effect sensor ICs
- 3.3 to 24 V operation
- Automotive-grade ruggedness and fault tolerance
 - Extended AEC-Q100 qualification
 - Internal protection circuits enable 40 V load dump compliance
 - Reverse-battery protection
 - Output short-circuit and overvoltage protection
 - Operation from -40°C to 165°C junction temperature
 - High EMC immunity



Continued on next page...

PACKAGES

Not to scale



DESCRIPTION

The APS11000 and APS11060 families of Hall-effect switches are AEC-Q100 qualified for 24 V automotive applications and were developed in accordance with ISO 26262 as a hardware safety element out-of-context with ASIL A capability (pending confirmation) for use in automotive safety-related systems when integrated and used in the manner prescribed in the applicable safety manual and datasheet. These sensors are temperature-stable and suited for operation over extended junction temperature ranges up to 165°C. The APS11000 and APS11060 families are available in several different magnetic sensitivities and polarities to offer flexible options for system design. They are available in active high and active low variants for ease of integration into electronic subsystems.

The APS11000 features a Hall-effect element that is sensitive to magnetic flux perpendicular to the face of the IC package. The

Continued on next page...

TYPICAL APPLICATIONS

- Gear shift selectors and driver controls (PRNDL)
- Human-machine interfaces (HMI) and driver controls
- Open/close sensor for LCD screens/doors/lids/trunks
- Clutch/brake position sensor
- Magnetically actuated lighting
- Wiper home/end position sensor
- End-of-travel and index sensors




Figure 1: Functional Block Diagram

FEATURES AND BENEFITS (continued)

- Omnipolar and unipolar switch threshold options
- Choice of output polarity
- Open-drain output
- Solid-state reliability

DESCRIPTION (continued)

APS11060 features a vertical Hall-effect sensing element sensitive to magnetic flux parallel to the face of the IC package.

The devices include on-board reverse-battery and overvoltage protection for operating directly from an automobile battery, as well as protection from shorts to ground by limiting the output current until the short is removed. The device is especially suited for operation from unregulated supplies.

Two package styles provide a choice of through-hole or surface mounting. Package type LH is a modified 3-pin SOT23W surface-mount package, while package type UA is a 3-pin ultra-mini SIP for through-hole mounting. Both packages are lead (Pb) free, with 100% matte tin-plated leadframes.

Complete Part Number Format



Planar **APS11000**

Vertical **APS11060**

E.g. **APS11060LLHAXX-XXX**

APS11060LLHALT-0SL

Configuration Options

LLHALT-0SL

Allegro Identifier (Device Family)

APS – Digital Position Sensor

Allegro Device Number

11000 – Planar Hall-effect Switch

11060 – Vertical Hall-effect Switch

Output Polarity for $B > B_{OP}$

H – High (Output Off)

L – Low (Output On)

Operating Mode

S – Unipolar South Sensing

P – Omnipolar (North and South) Sensing

N – Unipolar North Sensing

Device Switch Threshold Magnitude

0 – 35 G B_{OP} , 25 G B_{RP} (typ.)

1 – 95 G B_{OP} , 70 G B_{RP} (typ.)

2 – 150 G B_{OP} , 125 G B_{RP} (typ.)

3 – 280 G B_{OP} , 225 G B_{RP} (typ.)

Instructions (Packing)

LT – 7-in. reel, 3,000 pieces/reel (LH Only)

LX – 13-in. reel, 10,000 pieces/reel (LH Only)

[blank] – bulk, 500 pieces/bag (UA Only)

Package Designation

LHA – 3-pin SOT23W Surface Mount

UAA – 3-pin SIP Through-Hole

Ambient Operating Temperature Range

L – -40°C to +150°C



APS11000 and APS11060

Vertical and Planar Hall-Effect Switches

SELECTION GUIDE

Part Number ^[1]	Packing ^[2]	Mounting	Output State for $B > B_{OP}$	Sensing Orientation	Operating Mode
APS11000LLHALT-0SL	7-in. reel, 3000 pieces/reel	3-pin SOT23W surface mount	Low	Z-Axis	Unipolar South
APS11000LLHALX-0SL	13-in. reel, 10000 pieces/reel	3-pin SOT23W surface mount	Low		
APS11000LUAA-0SL	Bulk, 500 pieces/bag	3-pin SIP through-hole	Low		
APS11000LLHALT-0SH	7-in. reel, 3000 pieces/reel	3-pin SOT23W surface mount	High		
APS11000LLHALX-0SH	13-in. reel, 10000 pieces/reel	3-pin SOT23W surface mount	High		
APS11000LUAA-0SH	Bulk, 500 pieces/bag	3-pin SIP through-hole	High		
APS11000LLHALT-0PL	7-in. reel, 3000 pieces/reel	3-pin SOT23W surface mount	Low	Z-Axis	Omnipolar
APS11000LLHALX-0PL	13-in. reel, 10000 pieces/reel	3-pin SOT23W surface mount	Low		
APS11000LUAA-0PL	Bulk, 500 pieces/bag	3-pin SIP through-hole	Low		
APS11060LLHALT-0SL	7-in. reel, 3000 pieces/reel	3-pin SOT23W surface mount	Low	X-Axis	Unipolar South
APS11060LLHALX-0SL	13-in. reel, 10000 pieces/reel	3-pin SOT23W surface mount	Low	X-Axis	
APS11060LUAA-0SL	Bulk, 500 pieces/bag	3-pin SIP through-hole	Low	Y-Axis	
APS11060LLHALT-0PL	7-in. reel, 3000 pieces/reel	3-pin SOT23W surface mount	Low	X-Axis	Omnipolar
APS11060LLHALX-0PL	13-in. reel, 10000 pieces/reel	3-pin SOT23W surface mount	Low	X-Axis	
APS11060LUAA-0PL	Bulk, 500 pieces/bag	3-pin SIP through-hole	Low	Y-Axis	
APS11060LLHALT-1PL	7-in. reel, 3000 pieces/reel	3-pin SOT23W surface mount	Low	X-Axis	
APS11060LLHALX-1PL	13-in. reel, 10000 pieces/reel	3-pin SOT23W surface mount	Low	X-Axis	
APS11000LLHALT-1SL	7-in. reel, 3000 pieces/reel	3-pin SOT23W surface mount	Low	Z-Axis	Unipolar South
APS11000LLHALX-1SL	13-in. reel, 10000 pieces/reel	3-pin SOT23W surface mount	Low	Z-Axis	

^[1] Contact Allegro MicroSystems for options not listed in the selection guide.

^[2] Contact Allegro MicroSystems for additional packing options.

ABSOLUTE MAXIMUM RATINGS

Characteristic	Symbol	Notes	Rating	Units
Supply Voltage ^[1]	V_{CC}		40	V
Reverse Supply Voltage ^[1]	V_{RCC}		−18	V
Output Voltage ^[1]	V_{OUT}		−0.3 to 32	V
Output Current ^[2]	I_{OUT}		40	mA
Reverse Output Current	I_{ROUT}		−50	mA
Magnetic Flux Density ^[3]	B		Unlimited	G
Operating Ambient Temperature	T_A	Range L	−40 to 150	°C
Maximum Junction Temperature	$T_{J(max)}$		165	°C
Storage Temperature	T_{stg}		−65 to 170	°C

^[1] This rating does not apply to extremely short voltage transients. Transient events such as Load Dump and/or ESD have individual, specific ratings.

^[2] Through short-circuit current limiting device.

^[3] Guaranteed by design.

ESD PERFORMANCE ^[4]


Characteristic	Symbol	Notes	Rating	Units
ESD Voltage	$V_{ESD(HBM)}$	Human Body Model according to AEC-Q100-002	±11	kV
	$V_{ESD(CDM)}$	Charged Device Model according to AEC-Q100-011	±1	kV

^[4] ESD ratings provided are based on qualification per AEC-Q100 as an expected level of ESD robustness.

APS11000 and
APS11060

Vertical and Planar Hall-Effect Switches

PINOUT DIAGRAMS AND TERMINAL LIST
(VIEW FROM BRANDED FACE)



Terminal List

Name	Description	Number	
		LH	UA
VCC	Connects power supply to chip	1	1
VOUT	Output from circuit	2	3
GND	Terminal for ground connection	3	2

ELECTRICAL CHARACTERISTICS: Valid over full operating voltage and ambient temperature ranges for $T_J < T_{J(max)}$ and $C_{BYP} = 0.1 \mu F$, unless otherwise specified

Characteristics	Symbol	Test Conditions	Min.	Typ. [1]	Max.	Unit
SUPPLY AND STARTUP						
Supply Voltage	V_{CC}		3.3	–	24	V
Supply Current	I_{CC}	APS11000	1	2.2	4	mA
		APS11060	1	2.5	5	mA
Power-On Time [2]	t_{PO}	$V_{CC} \geq V_{CC(min)}$	–	180	350	μs
Power-On State [5]	POS	$V_{CC} \geq V_{CC(min)}$, $t < t_{PO}$	High			–
Undervoltage Lockout [3]	$V_{CC(UV)EN}$	$V_{CC} \geq V_{CC(min)} \rightarrow V_{CC} < V_{CC(min)}$	–	2	–	V
	$V_{CC(UV)DIS}$	$V_{CC} < V_{CC(min)} \rightarrow V_{CC} \geq V_{CC(min)}$	–	2.3	–	V
UVLO Reset Time [3]	t_{POR}		–	100	–	μs
CHOPPER STABILIZATION AND OUTPUT MOSFET CHARACTERISTICS						
Chopping Frequency	f_C		–	800	–	kHz
Output Leakage Current [4]	I_{OUTOFF}	$V_{OUT(OFF)} = 12 V$, $T_A = -40^\circ C$ to $85^\circ C$, output off, $V_{CC} \geq V_{CC(min)}$, $t > t_{PO}$	–	–	0.1	μA
Output Leakage Current	I_{OUTOFF}	$V_{OUT(OFF)} = 24 V$, output off, $V_{CC} \geq V_{CC(min)}$, $t > t_{PO}$	–	–	1	μA
Output Leakage Current, Power-On [4][5]	$I_{OUTOFF(PO)}$	$V_{CC} \geq V_{CC(min)}$, $t < t_{PO}$	–	–	95	μA
Output Saturation Voltage	$V_{OUT(SAT)}$	Output on, $I_{OUT} = 5 mA$	–	100	500	mV
Output Off Voltage	$V_{OUT(OFF)}$		–	–	24	V
Output Rise Time [6][7]	t_r	$C_L = 20 pF$, $R_{PULL-UP} = 4.8 k\Omega$	–	0.2	2	μs
Output Fall Time [6][7]	t_f	$C_L = 20 pF$, $R_{PULL-UP} = 4.8 k\Omega$	–	0.1	2	μs
ON-BOARD PROTECTION						
Output Short-Circuit Current Limit	I_{OM}	Output on	15	–	40	mA
Output Zener Clamp Voltage	$V_{Z(OUT)}$	$I_{OUT} = 1.5 mA$, $T_A = 25^\circ C$	32	–	–	V
Supply Zener Clamp Voltage	V_Z	$I_{CC} = I_{CC(max)} + 3 mA$, $T_A = 25^\circ C$	40	–	–	V
Reverse Battery Zener Clamp Voltage	V_{RZ}	$I_{CC} = -5 mA$, $T_A = 25^\circ C$	–	–	-18	V
Reverse Battery Current	I_{RCC}	$V_{CC} = -18 V$, $T_A = 25^\circ C$	-5	–	–	mA

[1] Typical data is at $T_A = 25^\circ C$ and $V_{CC} = 12 V$ unless otherwise noted.

[2] Measured from $V_{CC} \geq 3.3 V$ to valid output.

[3] See Undervoltage Lockout Operation section for operational characteristics.

[4] Guaranteed by device design and characterization.

[5] See Power-On Behavior section and Figure 4.

[6] C_L = oscilloscope probe capacitance.

[7] For the definition of output rise and fall time, see Figure 2.




Figure 2: Definition of Output Rise and Fall Time

Vertical and Planar Hall-Effect Switches

MAGNETIC CHARACTERISTICS: Valid over full operating voltage and ambient temperature ranges for $T_J < T_{J(max)}$ and $C_{RYP} = 0.1 \mu F$, unless otherwise specified

Characteristics	Symbol	Test Conditions	Min.	Typ. [1]	Max.	Unit [2]
-0Px OPTION						
Operate Point	B _{OPS}	-0Px Option	–	35	70	G
	B _{OPN}	-0Px Option	–70	–35	–	G
Release Point	B _{RPS}	-0Px Option	5	25	–	G
	B _{RPN}	-0Px Option	–	–25	–5	G
Hysteresis	B _{HYS}	-0Px Option	5	15	25	G
-0Sx OPTION						
Operate Point	B _{OPS}	-0Sx Option	–	35	70	G
Release Point	B _{RPS}	-0Sx Option	5	25	–	G
Hysteresis	B _{HYS}	-0Sx Option	5	15	25	G
-0Nx OPTION						
Operate Point	B _{OPN}	-0Nx Option	–70	–35	–	G
Release Point	B _{RPN}	-0Nx Option	–	–25	–5	G
Hysteresis	B _{HYS}	-0Nx Option	5	15	25	G

[1] Typical data are at $T_A = 25^\circ\text{C}$ and $V_{CC} = 12\text{ V}$ unless otherwise noted.

[2] Magnetic flux density, B , is indicated as a negative value for north-polarity magnetic fields and a positive value for south-polarity magnetic fields.




Figure 3: Hall Switch Output State vs. Magnetic Field

B- indicates increasing north polarity magnetic field strength, and **B+** indicates increasing south polarity magnetic field strength.

MAGNETIC CHARACTERISTICS (continued): Valid over full operating voltage and ambient temperature ranges for $T_J < T_{J(max)}$ and $C_{BYP} = 0.1 \mu F$, unless otherwise specified

Characteristics	Symbol	Test Conditions	Min.	Typ. [1]	Max.	Unit [2]
-1Px OPTION [3]						
Operate Point	B _{OPS}	-1Px Option	50	95	135	G
	B _{OPN}	-1Px Option	-135	-95	-50	G
Release Point	B _{RPS}	-1Px Option	40	70	110	G
	B _{RPN}	-1Px Option	-110	-70	-40	G
Hysteresis	B _{HYS}	-1Px Option	10	25	42	G
-1Sx OPTION [3]						
Operate Point	B _{OPS}	-1Sx Option	50	95	135	G
Release Point	B _{RPS}	-1Sx Option	40	70	110	G
Hysteresis	B _{HYS}	-1Sx Option	10	25	42	G
-1Nx OPTION [3]						
Operate Point	B _{OPN}	-1Nx Option	-135	-95	-50	G
Release Point	B _{RPN}	-1Nx Option	-110	-70	-40	G
Hysteresis	B _{HYS}	-1Nx Option	10	25	42	G
-2Px OPTION [3]						
Operate Point	B _{OPS}	-2Px Option	120	150	200	G
	B _{OPN}	-2Px Option	-200	-150	-120	G
Release Point	B _{RPS}	-2Px Option	110	125	190	G
	B _{RPN}	-2Px Option	-190	-125	-110	G
Hysteresis	B _{HYS}	-2Px Option	10	25	42	G
-2Sx OPTION [3]						
Operate Point	B _{OPS}	-2Sx Option	120	150	200	G
Release Point	B _{RPS}	-2Sx Option	110	125	190	G
Hysteresis	B _{HYS}	-2Sx Option	10	25	42	G
-2Nx OPTION [3]						
Operate Point	B _{OPN}	-2Nx Option	-200	-150	-120	G
Release Point	B _{RPN}	-2Nx Option	-190	-125	-110	G
Hysteresis	B _{HYS}	-2Nx Option	10	25	42	G

APS11000 and APS11060

Vertical and Planar Hall-Effect Switches

Characteristics	Symbol	Test Conditions	Min.	Typ. [1]	Max.	Unit [2]
-3Px OPTION [3]						
Operate Point	B _{OPS}	-3Px Option	205	280	355	G
	B _{OPN}	-3Px Option	-355	-280	-205	G
Release Point	B _{RPS}	-3Px Option	150	225	300	G
	B _{RPN}	-3Px Option	-300	-225	-150	G
Hysteresis	B _{HYS}	-3Px Option	30	55	80	G
-3Sx OPTION [3]						
Operate Point	B _{OPS}	-3Sx Option	205	280	355	G
Release Point	B _{RPS}	-3Sx Option	150	225	300	G
Hysteresis	B _{HYS}	-3Sx Option	30	55	80	G
-3Nx OPTION [3]						
Operate Point	B _{OPN}	-3Nx Option	-355	-280	-205	G
Release Point	B _{RPN}	-3Nx Option	-300	-225	-150	G
Hysteresis	B _{HYS}	-3Nx Option	30	55	80	G



[1] Typical data are at T_A = 25°C and V_{CC} = 12 V unless otherwise noted.

[2] Magnetic flux density, B, is indicated as a negative value for north-polarity magnetic fields and a positive value for south-polarity magnetic fields.





[3] Contact Allegro MicroSystems for availability.

PACKAGE THERMAL CHARACTERISTICS: May require derating at maximum conditions; see Applications section.







Characteristic	Symbol	Test Conditions	Value	Units
Package Thermal Resistance	$R_{\theta JA}$	Package LH, 1-layer PCB with copper limited to solder pads	228	$^{\circ}\text{C/W}$
		Package LH, 2-layer PCB with 0.463 in ² of copper area each side connected by thermal vias	110	$^{\circ}\text{C/W}$
		Package UA, 1-layer PCB with copper limited to solder pads	165	$^{\circ}\text{C/W}$



CHARACTERISTIC PERFORMANCE DATA Electrical Characteristics



CHARACTERISTIC PERFORMANCE DATA Magnetic Characteristics



FUNCTIONAL DESCRIPTION

Power-On Behavior

Device power-on begins when the supply voltage reaches $V_{CC(min)}$. During the power-on time, t_{PO} , the device output is off with the exception of the leakage current, $I_{OUTOFF(PO)}$. Use of a large pull-up resistor, $R_{PULL-UP}$ (see Figure 6), can influence the Power-On State (POS) voltage level on the output pin during t_{ON} . The output voltage level during the POS is a function of the pull-up resistor and pull-up voltage. The level can be determined by subtracting the voltage drop created by $R_{PULL-UP}$ and $I_{OUTOFF(PO)}$ from the pull-up voltage. To retain a power-on output voltage level above $V_{PULL-UP}/2$, a pull-up resistor less than or equal to 20 k Ω is recommended. After power-on is complete and the power-on time has elapsed, the device output will correspond with the applied magnetic field for $B > B_{OP}$ and $B < B_{RP}$. Powering-on the device in the hysteresis range (less than B_{OP} and greater than B_{RP}) will cause the device output to remain off. A valid output state is attained after the first excursion beyond B_{OP} or B_{RP} .

Undervoltage Lockout Operation

The APS11000 and APS11060 have an internal diagnostic to check the voltage supply (an undervoltage lockout regulator). When the supply voltage falls below the undervoltage lockout voltage threshold, $V_{CC(UV)EN}$, the device enters reset, where the output state returns to the Power-On State (POS) until V_{CC} is increased to $V_{CC(UV)DIS}$. Once the $V_{CC(UV)DIS}$ threshold is reached, the power-on sequence begins and the output will correspond with the applied magnetic field for $B > B_{OP}$ and $B < B_{RP}$ after t_{POR} has elapsed. If the supply voltage does not return to these operational levels, or if the applied magnetic field is within the hysteresis range, the output will remain in the power-on state. See Figure 4 for an example of the undervoltage lockout behavior.




Figure 4: Power-On and Undervoltage Lockout Behavior

Functional Safety

The APS11000 and APS11060 were developed in accordance with the international standard for automotive functional safety, ISO 26262, as a hardware safety element out-of-context (SEooC) with ASIL A capability (pending confirmation) when integrated and used in the manner prescribed in the applicable safety manual and datasheet. The APS11000 and APS11060 can be easily integrated into safety-critical systems requiring higher ASIL ratings that incorporate external diagnostics or use measures such as redundancy. Safety documentation will be provided to support and guide the integration process. For further information, contact your local FAE for A²-SiL™ documentation: www.allegromicro.com/ASIL.



Operation

The APS11000 and APS11060 are integrated Hall-effect sensor ICs with an open-drain output. Table 1 offers a guide for selecting the output polarity configuration, further explained in the configuration sections below. The open-drain output is an NMOS transistor that actuates in response to a magnetic field. The direction of the applied magnetic field is perpendicular to the branded face for the APS11000, and parallel with the branded face for the APS11060; see Figure 5 for an illustration. The devices are offered in two packages: the UA package, a 3-pin through-hole mounting configuration; or the LH package, a 3-pin surface-mount configuration. See the Selection Guide for a complete list of available options.

Configurations xSL and xSH. The unipolar output of these devices is actuated when a south-polarity magnetic field perpendicular to the Hall element exceeds the operate point threshold, B_{OPS} . When B_{OPS} is exceeded, the xSL output turns on (goes low). The xSH is complementary, in that for this device the output turns off (goes high) when B_{OPS} is exceeded. When the magnetic field is removed or reduced below the release point, B_{RPS} , the device outputs return to their original state—off for the xSL and on for the xSH. See Figure 3 for unipolar south switching behavior.

Configurations xNL and xNH. The unipolar output of these devices is actuated when a north-polarity magnetic field perpendicular to the Hall element exceeds the operate point threshold, B_{OPN} . When B_{OPN} is exceeded, the xNL output turns on (goes low). The xNH is complementary, in that for this device the output turns off (goes high) when B_{OPN} is exceeded. When the magnetic field is removed or reduced below the release point, B_{RPN} , the device outputs return to their original state—off for the xNL and on for the xNH. See Figure 3 for unipolar north switching behavior.

Table 1: Switch Polarity Configuration Options

Part Number Suffix	Operating Mode	Output State for $B > B_{OP}$	Output State for $B = 0$ G	Power-On State, $t < t_{PO}$
xSL	Unipolar South	Low	High	High
xSH	Unipolar South	High	Low	High
xNL	Unipolar North	Low	High	High
xNH	Unipolar North	High	Low	High
xPL	Omnipolar	Low	High	High
xPH	Omnipolar	High	Low	High

Configurations xPL and xPH. The omnipolar operation of these devices allows actuation with either a north or a south polarity field. The xPL operates using the standard output polarity convention. Fields exceeding the operating points, B_{OPS} or B_{OPN} , will turn the output on (low). When the magnetic field is removed or reduced below the release point, B_{RPN} or B_{RPS} , the device output turns off (goes high). The xPH is complementary, in that for the device, a north or south polarity field exceeding the operate points, B_{OPS} or B_{OPN} , will turn the output off (high). Removal of the field, or reduction below the release point threshold, B_{RPS} or B_{RPN} , will turn the output on (low). See Figure 3 for omnipolar switching behavior.

After turn-on, the output transistor is capable of sinking current up to the short circuit current limit, I_{OM} , which is a minimum of 15 mA. The difference in the magnetic operate and release points is the hysteresis, B_{HYS} , of the device. This built-in hysteresis allows clean switching of the output even in the presence of external mechanical vibration and electrical noise.




Figure 5: Magnetic Sensing Orientations
APS11000 LH (Panel A), APS11000 UA (Panel B),
APS11060 LH (Panel C), and APS11060 UA (Panel D)

Applications

It is strongly recommended that an external bypass capacitor be connected (in close proximity to the Hall element) between the supply and ground of the device to guarantee correct performance under harsh environmental conditions and to reduce noise from internal circuitry. As is shown in Figure 6: Typical and Enhanced Protection Application Circuits, a 0.1 μF capacitor is required.

In applications where the APS11000 or APS11060 receives its power from an unregulated source such as a car battery, or where greater immunity is required, additional measures may be employed. Specifications for such transients will vary, so protection circuit design should be optimized for each application. For example, the circuit shown in Figure 6 includes an optional series resistor and output capacitor which improves performance during Powered ESD testing (ISO 10605) and Bulk Current Injection testing (ISO 11452-4).


Extensive applications information for Hall-effect devices is available in:

- Hall-Effect IC Applications Guide, AN27701,
- Hall-Effect Devices: Guidelines for Designing Subassemblies Using Hall-Effect Devices AN27703.1
- Soldering Methods for Allegro's Products – SMD and Through-Hole, AN26009

All are provided on the Allegro website:

www.allegromicro.com

Typical Applications Circuit



Enhanced Protection Circuit




Figure 6: Typical and Enhanced Protection Application Circuits

Recommended $R_{\text{PULL-UP}} \leq 20 \text{ k}\Omega$.
See Power-On Behavior section.

Vertical Hall-Effect Sensor Linear Tools

System design and magnetic sensor evaluation often require an in-depth look at the overall strength and profile generated by a magnetic field input. To aid in this evaluation, Allegro MicroSystems provides a high-accuracy linear output tool capable of reporting the nonperpendicular magnetic field by means of a vertical Hall-effect sensor IC equipped with a calibrated analog output. For further information, contact your local Allegro field applications engineer or sales representative.

CHOPPER STABILIZATION


A limiting factor for switch-point accuracy when using Hall-effect technology is the small signal voltage developed across the Hall plate. This voltage is proportionally small relative to the offset that can be produced at the output of the Hall sensor. This makes it difficult to process the signal and maintain an accurate, reliable output over the specified temperature and voltage range. Chopper stabilization is a proven approach used to minimize Hall offset.

The technique, dynamic quadrature offset cancellation, removes key sources of the output drift induced by temperature and package stress. This offset reduction technique is based on a signal modulation-demodulation process. Figure 7: Model of Chopper Stabilization Circuit (Dynamic Offset Cancellation) illustrates how it is implemented.

The undesired offset signal is separated from the magnetically induced signal in the frequency domain through modulation. The subsequent demodulation acts as a modulation process for the

offset causing the magnetically induced signal to recover its original spectrum at baseband while the DC offset becomes a high-frequency signal. Then, using a low-pass filter, the signal passes while the modulated DC offset is suppressed. The innovative chopper-stabilization technique by Allegro uses a high-frequency clock.

The high-frequency operation allows a greater sampling rate that produces higher accuracy, reduced jitter, and faster signal processing. Additionally, filtering is more effective and results in a lower-noise analog signal at the sensor output. Devices such as the APS11000 and APS11060 that use this approach have an extremely stable quiescent Hall output voltage, are immune to thermal stress, and have precise recoverability after temperature cycling. This technique is made possible through the use of a BiCMOS process that allows the use of low-offset and low-noise amplifiers in combination with high-density logic and sample-and-hold circuits.



**Figure 7: Model of Chopper Stabilization Circuit
(Dynamic Offset Cancellation)**

POWER DERATING

The device must be operated below the maximum junction temperature, $T_{J(max)}$. Reliable operation may require derating supplied power and/or improving the heat dissipation properties of the application.

Thermal Resistance, $R_{\theta JA}$ (junction to ambient), is a figure of merit summarizing the ability of the application and the device to dissipate heat from the junction (die), through all paths to ambient air. $R_{\theta JA}$ is dominated by the Effective Thermal Conductivity, K , of the printed circuit board, which includes adjacent devices and board layout. Thermal resistance from the die junction to the case, $R_{\theta JC}$, is a relatively small component of $R_{\theta JA}$. Ambient air temperature, T_A , and air motion are significant external factors in determining a reliable thermal operating point.

The following three equations can be used to determine operation points for given power and thermal conditions:

Equation 1: $P_D = V_{IN} \times I_{IN}$

Equation 2: $\Delta T = P_D \times R_{\theta JA}$

Equation 3: $T_J = T_A + \Delta T$

Determining Junction Temperature

For example, given common conditions: $T_A = 25^\circ\text{C}$, $V_{CC} = 12\text{ V}$, $I_{CC} = 2.5\text{ mA}$, $V_{OUT(SAT)} = 100\text{ mV}$, $I_{OUT} = 5\text{ mA}$, and $R_{\theta JA} = 165^\circ\text{C/W}$, then:

$$\begin{aligned} P_D &= (V_{CC} \times I_{CC}) + (V_{OUT} \times I_{OUT}) = \\ &(12\text{ V} \times 2.5\text{ mA}) + (100\text{ mV} \times 5\text{ mA}) = \\ &30\text{ mW} + 0.5\text{ mW} = 30.5\text{ mW} \\ \Delta T &= P_D \times R_{\theta JA} = 30.5\text{ mW} \times 165^\circ\text{C/W} = 5^\circ\text{C} \\ T_J &= T_A + \Delta T = 25^\circ\text{C} + 5^\circ\text{C} = 30^\circ\text{C} \end{aligned}$$

Determining Maximum V_{CC}

For a given ambient temperature (T_A), the maximum allowable power dissipation as a function of V_{CC} can be calculated. $P_{D(max)}$ represents the maximum allowable power level without exceeding $T_{J(max)}$ at a selected $R_{\theta JA}$ and T_A .

Example: V_{CC} estimation using the conditions $R_{\theta JA} = 228^\circ\text{C/W}$, $T_{A(max)} = 150^\circ\text{C}$, $T_{J(max)} = 165^\circ\text{C}$, $V_{CC(max)} = 24\text{ V}$, $I_{CC(max)} = 5\text{ mA}$, $V_{OUT} = 500\text{ mV}$, and $I_{OUT} = 20\text{ mA}$ (output on), calculate the maximum allowable power level, $P_{D(max)}$, first using Equation 3:

$$\Delta T_{(max)} = T_{J(max)} - T_A = 165^\circ\text{C} - 150^\circ\text{C} = 15^\circ\text{C}$$

This provides the allowable increase to T_J resulting from internal

power dissipation. Then, using Equation 2 first for the output as shown below:

$$P_{D(VOUT)} = V_{OUT} \times I_{OUT} = 500\text{ mV} \times 20\text{ mA} = 10\text{ mW}$$

Then, for the V_{CC} supply:

$$P_{D(VCC)} = V_{CC} \times I_{CC} = 24\text{ V} \times 5\text{ mA} = 120\text{ mW}$$

Combine the power dissipated by the device pins:

$$P_{D(total)} = (P_{D(VOUT)} + P_{D(VCC)})$$

$$P_{D(total)} = (10\text{ mW} + 120\text{ mW}) = 130\text{ mW}$$

Next, solve for the maximum allowable V_{CC} for the given conditions using Equation 1:

$$\begin{aligned} V_{CC(est)} &= P_{D(total)} \div (I_{CC} + I_{OUT}) \\ &130\text{ mW} \div (5\text{ mA} + 20\text{ mA}) \\ V_{CC(est)} &= 130\text{ mW} \div 25\text{ mA} = 5.2\text{ V} \end{aligned}$$

The result indicates that, at T_A , the application and device can dissipate adequate amounts of heat at voltages $\leq V_{CC(est)}$.

If the application requires $V_{CC} > V_{CC(est)}$, $R_{\theta JA}$ must be improved. This can be accomplished by adjusting the layout or the PCB materials, or by controlling the ambient temperature.

Determining Maximum T_A

In cases where the $V_{CC(max)}$ level is known, and the system designer would like to determine the maximum allowable ambient temperature, $T_{A(max)}$, the calculations can be reversed.

For example, in a worst-case scenario with conditions $V_{CC(max)} = 24\text{ V}$, $I_{CC(max)} = 5\text{ mA}$, $V_{OUT} = 500\text{ mV}$, $I_{OUT(max)} = 15\text{ mA}$, and $R_{\theta JA} = 228^\circ\text{C/W}$, for the LH package, using Equation 1, the largest possible amount of dissipated power is:

$$\begin{aligned} P_D &= V_{IN} \times I_{IN} \\ P_D &= P_{D(VOUT)} + P_{D(VCC)} = 500\text{ mV} \times 15\text{ mA} + 24\text{ V} \times 5\text{ mA} \\ P_D &= 7.5\text{ mW} + 120\text{ mW} = 127.5\text{ mW} \end{aligned}$$


Then, by rearranging Equation 3:

$$\begin{aligned} T_{A(max)} &= T_{J(max)} - \Delta T \\ T_{A(max)} &= 165^\circ\text{C} - (127.5\text{ mW} \times 228^\circ\text{C/W}) \\ T_{A(max)} &= 165^\circ\text{C} - 29.1^\circ\text{C} = 135.9^\circ\text{C} \end{aligned}$$


Finally, note that the $T_{A(max)}$ rating of the device is 150°C and performance is not guaranteed above this temperature for any power level.

For Reference Only – Not for Tooling Use

Dimensions exclusive of mold flash, gate burrs, and dambar protrusions
Exact case and lead configuration at supplier discretion within limits shown



All pads a minimum of 0.20 mm from all adjacent pads; adjust as necessary to meet application process requirements and PCB layout tolerances



Standard Branding Reference View

PACKAGE LH, 3-PIN SMD (SOT23W) APS11060



For Reference Only – Not for Tooling Use

(Reference Allegro DWG-0000628, Rev. 1)

NOT TO SCALE


Dimensions in millimeters

Dimensions exclusive of mold flash, gate burrs, and dambar protrusions
Exact case and lead configuration at supplier discretion within limits shown



PCB Layout Reference View

All pads a minimum of 0.20 mm from all adjacent pads; adjust as necessary to meet application process requirements and PCB layout tolerances



Standard Branding Reference View

PACKAGE UA, 3-PIN SIP APS11000


For Reference Only – Not For Tooling Use

(Reference DWG-0000404, Rev. 1)

NOT TO SCALE

Dimensions in millimeters

Exact case and lead configuration at supplier discretion within limits shown



PACKAGE UA, 3-PIN SIP APS11060


For Reference Only – Not For Tooling Use

(Reference DWG-0000404, Rev. 1)

NOT TO SCALE

Dimensions in millimeters

Exact case and lead configuration at supplier discretion within limits shown



REVISION HISTORY

Number	Date	Description
–	March 15, 2018	Initial release
1	July 16, 2018	Added APS11000 part option; updated Magnetic Characteristics tables; other minor editorial updates
2	October 22, 2018	Updated $T_{J(max)}$ to 165°C, Selection Guide (page 3), Absolute Maximum Ratings footnotes (page 4), Power-On State (page 6), Magnetic Characteristics table (page 8), Package Thermal Characteristics (page 9), Magnetic Characteristic Performance chart labels (page 11), and Power Derating section (page 16).
3	February 7, 2020	Minor editorial updates
4	May 12, 2020	Added “(pending confirmation)” to ASIL references.
5	June 7, 2022	Updated package drawings (pages 17-20)
6	November 7, 2022	Added options to Selection Guide (page 3), appended specifications for -3Px, -3Sx, and -3Nx options (page 9), and added cross references and made minor editorial corrections (throughout).
7	July 30, 2025	Updated ASIL branding (pages 1 and 14) and selection guide (page 3): removed APS11060LLHALT-0SH, APS11060LLHALX-0SH, and APS11060LUAA-0SH; and added APS11000LLHALT-1SL and APS11000LLHALX-1SL

Copyright 2025, Allegro MicroSystems.

Allegro MicroSystems reserves the right to make, from time to time, such departures from the detail specifications as may be required to permit improvements in the performance, reliability, or manufacturability of its products. Before placing an order, the user is cautioned to verify that the information being relied upon is current.

Allegro’s products are not to be used in any devices or systems, including but not limited to life support devices or systems, in which a failure of Allegro’s product can reasonably be expected to cause bodily harm.

The information included herein is believed to be accurate and reliable. However, Allegro MicroSystems assumes no responsibility for its use; nor for any infringement of patents or other rights of third parties which may result from its use.

Copies of this document are considered uncontrolled documents.

For the latest version of this document, visit our website:

www.allegromicro.com