# High-Current, High & Low-Side, Gate-Drive IC

# **FAN7390**

### Description

The FAN7390 is a monolithic high- and low-side gate-drive IC, which can drive high speed MOSFETs and IGBTs that operate up to +600 V. It has a buffered output stage with all NMOS transistors designed for high pulse current driving capability and minimum cross-conduction.

ON Semiconductor's high-voltage process and common-mode noise canceling techniques provide stable operation of the high-side driver under high dv/dt noise circumstances. An advanced level shift circuit offers high-side gate driver operation up to  $V_S = -9.8~V$  (typical) for  $V_{BS} = 15~V$ .

The UVLO circuit prevents malfunction when  $V_{DD}$  and  $V_{BS}$  are lower than the specified threshold voltage.

The high current and low output voltage drop feature make this device suitable for the PDP sustain pulse driver, motor driver, switching power supply, and high- power DC-DC converter applications.

### **Features**

- Floating Channels for Bootstrap Operation to +600 V
- Typically 4.5 A / 4.5 A Sourcing / Sinking Current Driving Capability
- Common-Mode dv/dt Noise-Canceling Circuit
- Built-in Under-Voltage Lockout for Both Channels
- Matched Propagation Delay for Both Channels
- Logic (V<sub>SS</sub>) and Power (COM) Ground ±7 V Offset
- 3.3 V and 5 V Input Logic Compatible
- Output In-Phase with Input
- This is a Pb-Free Device

### **Applications**

- PDP Sustain Driver
- HID Lamp Ballast
- SMPS
- Motor Driver



### ON Semiconductor®

www.onsemi.com





SOIC8 8-SOP CASE 751EG SOIC14 14-SOP CASE 751ER

#### MARKING DIAGRAM





FAN7390MX

FAN7390M1X

7390, = Device Code

FAN7390

A = Assembly Site
L = Wafer Lot Number
YW = Assembly Start Week
&Z = Assembly Plant Code
&3 = 3-Digit Date Code

&K = 2-Digits Lot Run Traceability Code

### **ORDERING INFORMATION**

See detailed ordering and shipping information on page 12 of this data sheet.

# **TYPICAL APPLICATION CIRCUIT**




Figure 1. Application Circuit for Half-Bridge (Referenced 8-SOP)




Figure 2. Application Circuit for Half-Bridge (Referenced 14-SOP)

### **INTERNAL BLOCK DIAGRAM**




Figure 3. Functional Block Diagram (Referenced 8-SOP)




Figure 4. Functional Block Diagram (Referenced 14-SOP)

# **PIN CONFIGURATION**




Figure 5. Pin Assignments (Top View)

# **PIN DEFINITIONS**

8-Pin	14-Pin	Name	Description
1	1	HIN	Logic Input for High-Side Gate Driver Output
2	2	LIN	Logic Input for Low-Side Gate Driver Output
	3	V <sub>SS</sub>	Logic Ground (FAN7390M1 only)
3	5	СОМ	Low-Side Driver Return
4	6	LO	Low-Side Driver Output
5	7	$V_{DD}$	Low-Side and Logic Part Supply Voltage
6	11	Vs	High-Voltage Floating Supply Return
7	12	НО	High-Side Driver Output
8	13	V <sub>B</sub>	High-Side Floating Supply
	4, 8, 9, 10, 14	NC	No Connect

# ABSOLUTE MAXIMUM RATINGS ( $T_A = 25^{\circ}C$ , unless otherwise noted)

Symbol	Characteristics	Min	Max	Unit
V <sub>S</sub>	High-Side Floating Supply Offset Voltage	V <sub>B</sub> – 25	V <sub>B</sub> + 0.3	V
V <sub>B</sub>	High-Side Floating Supply Voltage	-0.3	625.0	V
V <sub>HO</sub>	High-Side Floating Output Voltage HO	V <sub>S</sub> - 0.3	V <sub>B</sub> + 0.3	V
$V_{DD}$	Low-Side and Logic Fixed Supply Voltage	-0.3	25.0	V
$V_{LO}$	Low-Side Output Voltage LO	-0.3	V <sub>DD</sub> + 0.3	V
V <sub>IN</sub>	Logic Input Voltage (HIN and LIN)	V <sub>SS</sub> - 0.3	V <sub>DD</sub> + 0.3	V
V <sub>SS</sub>	Logic Ground (FAN7390M1 only)	V <sub>DD</sub> – 25	V <sub>DD</sub> + 0.3	V
dV <sub>S</sub> /dt	Allowable Offset Voltage Slew Rate	-	50	V/ns
P <sub>D</sub>	Power Dissipation	8-SOP	0.625	W
(Note 1, 2, 3)		14-SOP	1.000	
$\theta_{\sf JA}$	Thermal Resistance, Junction-to-Ambient	8-SOP	200	°C/W
		14-SOP	110	
TJ	Junction Temperature	-	+150	°C
T <sub>STG</sub>	Storage Temperature	-	+150	°C

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

1. Mounted on 76.2 x 114.3 x 1.6 mm PCB (FR-4 glass epoxy material).

- Refer to the following standards: JESD51–2: Integral circuits thermal test method environmental conditions natural convection JESD51-3: Low effective thermal conductivity test board for leaded surface mount packages.
- 3. Do not exceed  $P_{\mbox{\scriptsize D}}$  under any circumstances.

### RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter	Min	Max	Unit
V <sub>B</sub>	High-Side Floating Supply Voltage	V <sub>S</sub> + 10	V <sub>S</sub> + 22	V
V <sub>S</sub>	High-Side Floating Supply Offset Voltage	6 – V <sub>DD</sub>	600	V
V <sub>HO</sub>	High-Side Output Voltage	V <sub>S</sub>	V <sub>B</sub>	V
$V_{DD}$	Low-Side and Logic Supply Voltage	10	22	V
V <sub>LO</sub>	Low-Side Output Voltage	СОМ	$V_{DD}$	V
V <sub>IN</sub>	Logic Input Voltage (HIN and LIN)	V <sub>SS</sub>	$V_{DD}$	V
T <sub>A</sub>	Operating Ambient Temperature	-40	+125	°C

Functional operation above the stresses listed in the Recommended Operating Ranges is not implied. Extended exposure to stresses beyond the Recommended Operating Ranges limits may affect device reliability.

**ELECTRICAL CHARACTERISTICS**  $(V_{BIAS} (V_{DD}, V_{BS}) = 15.0 \text{ V}, V_S = V_{SS} = \text{COM}, T_A = 25^{\circ}\text{C}$ , unless otherwise specified. The  $V_{IL}$ ,  $V_{IH}$ , and  $I_{IN}$  parameters are referenced to  $V_{SS}/\text{COM}$  and are applicable to the respective input signals HIN and LIN. The  $V_O$  and  $I_O$  parameters are referenced to COM and  $V_S$  is applicable to the respective output signals HO and LO.)

Symbol	Characteristics	Test Condition	Min	Тур	Max	Unit
POWER SU	IPPLY SECTION (V <sub>DD</sub> AND V <sub>BS</sub> )		•		•	
V <sub>DDUV+</sub> V <sub>BSUV+</sub>	V <sub>DD</sub> and V <sub>BS</sub> Supply Under-Voltage Positive-going Threshold		8.0	8.8	9.8	V
V <sub>DDUV</sub> - V <sub>BSUV</sub> -	V <sub>DD</sub> and V <sub>BS</sub> Supply Under-Voltage Negative-going Threshold		7.4	8.3	9.0	
V <sub>DDUVH</sub> V <sub>BSUVH</sub>	V <sub>DD</sub> and V <sub>BS</sub> Supply Under-Voltage Lockout Hysteresis Voltage		-	0.5	-	
I <sub>LK</sub>	Offset Supply Leakage Current	V <sub>B</sub> = V <sub>S</sub> = 600 V	_	_	50	μΑ
I <sub>QBS</sub>	Quiescent V <sub>BS</sub> Supply Current	V <sub>IN</sub> = 0 V or 5 V	-	45	80	
I <sub>QDD</sub>	Quiescent V <sub>DD</sub> Supply Current	V <sub>IN</sub> = 0 V or 5 V	-	75	110	
I <sub>PBS</sub>	Operating V <sub>BS</sub> Supply Current	f <sub>IN</sub> = 20 kHz, rms value	-	530	640	μΑ
I <sub>PDD</sub>	Operating V <sub>DD</sub> Supply Current	f <sub>IN</sub> = 20 kHz, rms value	-	530	640	
LOGIC INP	UT SECTION (HIN, LIN)					
V <sub>IH</sub>	Logic "1" Input Voltage		2.5	-	-	V
V <sub>IL</sub>	Logic "0" Input Voltage		-	-	1.2	
I <sub>IN+</sub>	Logic "1" Input Bias Current	V <sub>IN</sub> = 5 V	-	25	50	μΑ
I <sub>IN</sub> _	Logic "0" Input Bias Current	V <sub>IN</sub> = 0 V	-	1.0	2.0	
R <sub>IN</sub>	Input Pull-down Resistance		100	200	_	kΩ
GATE DRIV	ER OUTPUT SECTION (HO, LO)					
V <sub>OH</sub>	High-level Output Voltage, V <sub>BIAS</sub> -V <sub>O</sub>	No Load	_	-	1.0	V
V <sub>OL</sub>	Low-level Output Voltage, VO	No Load	-	-	35	mV
I <sub>O+</sub>	Output High, Short-circuit Pulsed Current (Note 4)	$V_O = 0 \text{ V}, V_{IN} = 5 \text{ V} \text{ with }$ PW < 1 0 $\mu s$	3.5	4.5		Α
I <sub>O-</sub>	Output Low, Short-circuit Pulsed Current (Note 4)	$V_O$ = 15 V, $V_{IN}$ = 0 V with PW < 10 $\mu s$	3.5	4.5	-	
V <sub>S</sub>	Allowable Negative $V_{\rm S}$ Pin Voltage for HIN Signal Propagation to HO		-	-9.8	-7.0	V
V <sub>SS</sub> -COM	V <sub>SS</sub> -COM/COM-V <sub>SS</sub> Voltage Endurability		-7.0	_	7.0	V

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

# **DYNAMIC ELECTRICAL CHARACTERISTICS** $(V_{BIAS}\ (V_{DD},\ V_{BS}) = 15.0\ V,\ V_S = V_{SS} = COM = 0\ V,\ C_L = 1000\ pF,\ and\ T_A = 25^{\circ}C$ unless otherwise specified.)

Symbol	Characteristics	Test Condition	Min	Тур	Max	Unit
t <sub>on</sub>	Turn-on Propagation Delay	V <sub>S</sub> = 0 V	-	140	220	ns
t <sub>off</sub>	Turn-off Propagation Delay	V <sub>S</sub> = 0 V	-	140	220	
MT	Delay Matching, HS & LS Turn-on/off		-	0	50	
t <sub>r</sub>	Turn-on Rise Time		-	25	50	
t <sub>f</sub>	Turn-off Fall Time		-	20	45	

<sup>4.</sup> This parameter guaranteed by design.

# **TYPICAL CHARACTERISTICS**

240

220

200

180 <u>ගි</u> 160


140

120


100

80


torr (



60 60 -20 0 20 40 -40 Temperature (°C) Figure 6. Turn-on Propagation Delay vs. Figure 7. Turn-off Propagation Delay vs.



**Temperature** 



**Temperature** 


80

100

120

Figure 8. Turn-on Rise Time vs. Temperature








Figure 10. Turn-on Delay Matching vs. Temperature

Figure 11. Turn-off Delay Matching vs. Temperature

### TYPICAL CHARACTERISTICS (continued)




Figure 12. Quiescent V<sub>DD</sub> Supply Current vs. Temperature




Figure 13. Quiescent V<sub>BS</sub> Supply Current vs. Temperature




Figure 14. Operating V<sub>DD</sub> Supply Current vs. Temperature




Figure 15. Operating V<sub>BS</sub> Supply Current vs. Temperature




Figure 16. V<sub>DD</sub> UVLO+ vs. Temperature





Figure 17. V<sub>DD</sub> UVLO- vs. Temperature

### TYPICAL CHARACTERISTICS (continued)

9.0




8.5 8.0 7.5 7.0 -40 -20 0 20 40 60 80 100 120

Figure 18. V<sub>BS</sub> UVLO+ vs. Temperature

Figure 19. V<sub>BS</sub> UVLO- vs. Temperature

Temperature (°C)







Figure 20. High-Level Output Voltage vs. Temperature

Figure 21. Low-Level Output Voltage vs. Temperature







Figure 22. Logic High Input Voltage vs. Temperature

Figure 23. Low Input Voltage vs. Temperature

# TYPICAL CHARACTERISTICS (continued)



-7
-8
-9
-10
-11
-12
-40 -20 0 20 40 60 80 100 120
Temperature (°C)

Figure 24. Logic Input High Bias Current vs. Temperature

Figure 25. Allowable Negative  $V_{\text{S}}$  Voltage vs. Temperature

# **SWITCHING TIME DEFINITIONS**




Figure 26. Switching Time Test Circuit (Referenced 8-SOP)




Figure 27. Input/Output Timing Diagram




Figure 28. Switching Time Waveform Definitions




Figure 29. Delay Matching Waveform Definitions


### **ORDERING INFORMATION**


Device	Package	Operating Temperature Range	Shipping <sup>†</sup>
FAN7390MX	SOIC8 8-SOP (Pb-Free)	−40°C~125°C	3000 / Tape & Reel
FAN7390M1X	SOIC14 14-SOP (Pb-Free)		3000 / Tape & Reel

<sup>†</sup>For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.


### SOIC8 CASE 751EG ISSUE O


**DATE 30 SEP 2016** 






LAND PATTERN RECOMMENDATION








### NOTES: UNLESS OTHERWISED SPECIFIED

- A. THIS PACKAGE CONFORMS TO JEDEC MS-012 VARIATION A EXCEPT WHERE NOTED.
- B. ALL DIMENSIONS ARE IN MILLIMETERS
- C OUT OF JEDEC STANDARD VALUE
- D. DIMENSIONS ARE EXCLUSIVE OF BURRS, MOLD FLASH AND TIE BAR EXTRUSIONS.
- E. LAND PATTERN AS PER IPC SOIC127P600X175–8M

DETAIL "B" SCALE 2:1

	20102	Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.	
DESCRIPTION:	SOIC8		PAGE 1 OF 1


ON Semiconductor and are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.



### NOTES: UNLESS OTHERWISE SPECIFIED

- A. THIS PACKAGE REFERENCE TO JEDEC MS-012 VARIATION AB.
- B. ALL DIMENSIONS ARE IN MILLIMETERS.
- C. DIMENSIONS ARE EXCLUSIVE OF BURRS, MOLD FLASH AND TIE BAR EXTRUSIONS.
- D. DIMENSIONS AND TOLERANCES AS PER ASME \( \times \) Y14.5-1994.

OUT OF JEDEC STANDARD VALUE.



DOCUMENT NUMBER:	98AON13761G	Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.		
DESCRIPTION:	SOIC14 N		PAGE 1 OF 1	

ON Semiconductor and are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.

onsemi, ONSEMI, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at <a href="www.onsemi.com/site/pdf/Patent-Marking.pdf">www.onsemi.com/site/pdf/Patent-Marking.pdf</a>. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using **onsemi** products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by **onsemi**. "Typical" parameters which may be provided in **onsemi** data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. **onsemi** does not convey any license under any of its intellectual property rights nor the rights of others. **onsemi** products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use **onsemi** products for any such unintended or unauthorized application, Buyer shall indemnify and hold **onsemi** and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that **onsemi** was negligent regarding the design or manufacture of the part. **onsemi** is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

# PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT: Email Requests to: orderlit@onsemi.com

onsemi Website: www.onsemi.com

**TECHNICAL SUPPORT** North American Technical Support: Voice Mail: 1 800–282–9855 Toll Free USA/Canada Phone: 011 421 33 790 2910

Europe, Middle East and Africa Technical Support:

Phone: 00421 33 790 2910

For additional information, please contact your local Sales Representative

 $\Diamond$