

SNx4HC573A Octal Transparent D-Type Latches With 3-State Outputs

1 Features

- Wide Operating Voltage Range from 2 V to 6 V
- High-Current 3-State Outputs Drive Bus Lines Directly up to 15 LSTTL Loads
- Low Power Consumption: 80- μ A Maximum I_{CC}
- Typical $t_{pd} = 21$ ns
- ± 6 -mA Output Drive at 5 V
- Low Input Current: 1 μ A (Maximum)
- Bus-Structured Pinout

2 Applications

- Buffer Registers
- Bidirectional Bus Drivers
- Working Registers

3 Description

The SNx4HC573A devices are octal transparent D-type latches that feature 3-state outputs designed specifically for driving highly capacitive or relatively low-impedance loads. They are particularly suitable for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers.


While the latch-enable (LE) input is high, the Q outputs respond to the data (D) inputs. When LE is low, the outputs are latched to retain the data that was set up.

Device Information⁽¹⁾

| PART NUMBER | PACKAGE | BODY SIZE (NOM) |
|--------------|------------|--------------------|
| SN54HC573AJ | CDIP (20) | 26.92 mm x 6.92 mm |
| SN54HC573AW | CFP (20) | 13.72 mm x 6.92 mm |
| SN54HC573AFK | LCCC (20) | 8.89 mm x 8.89 mm |
| SN74HC573AN | PDIP (20) | 25.40 mm x 6.35 mm |
| SN74HC573ADW | SOIC (20) | 12.80 mm x 7.50 mm |
| SN74HC573ADB | SSOP (20) | 7.20 mm x 5.30 mm |
| SN74HC573APW | TSSOP (20) | 5.00 mm x 4.40 mm |

(1) For all available packages, see the orderable addendum at the end of the data sheet.

Logic Diagram (Positive Logic)



Copyright © 2016, Texas Instruments Incorporated



An IMPORTANT NOTICE at the end of this data sheet addresses availability, warranty, changes, use in safety-critical applications, intellectual property matters and other important disclaimers. PRODUCTION DATA.

On products compliant to MIL-PRF-38535, all parameters are tested unless otherwise noted. On all other products, production processing does not necessarily include testing of all parameters.

Table of Contents

| | | | |
|--|-----------|--|-----------|
| 1 Features | 1 | 8.3 Feature Description | 10 |
| 2 Applications | 1 | 8.4 Device Functional Modes | 10 |
| 3 Description | 1 | 9 Application and Implementation | 11 |
| 4 Revision History | 2 | 9.1 Application Information | 11 |
| 5 Pin Configuration and Functions | 3 | 9.2 Typical Application | 11 |
| 6 Specifications | 4 | 10 Power Supply Recommendations | 12 |
| 6.1 Absolute Maximum Ratings | 4 | 11 Layout | 12 |
| 6.2 ESD Ratings | 4 | 11.1 Layout Guidelines | 12 |
| 6.3 Recommended Operating Conditions | 4 | 11.2 Layout Example | 12 |
| 6.4 Thermal Information | 5 | 12 Device and Documentation Support | 13 |
| 6.5 Electrical Characteristics | 5 | 12.1 Documentation Support | 13 |
| 6.6 Timing Requirements | 6 | 12.2 Related Links | 13 |
| 6.7 Switching Characteristics | 6 | 12.3 Receiving Notification of Documentation Updates | 13 |
| 6.8 Typical Characteristics | 8 | 12.4 Community Resources | 13 |
| 7 Parameter Measurement Information | 9 | 12.5 Trademarks | 13 |
| 8 Detailed Description | 10 | 12.6 Electrostatic Discharge Caution | 13 |
| 8.1 Overview | 10 | 12.7 Glossary | 13 |
| 8.2 Functional Block Diagram | 10 | 13 Mechanical, Packaging, and Orderable Information | 13 |


4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.


| Changes from Revision E (September 2003) to Revision F | Page |
|--|----------|
| • Added <i>ESD Ratings</i> table, <i>Feature Description</i> section, <i>Device Functional Modes</i> , <i>Application and Implementation</i> section, <i>Power Supply Recommendations</i> section, <i>Layout</i> section, <i>Device and Documentation Support</i> section, and <i>Mechanical, Packaging, and Orderable Information</i> section | 1 |
| • Deleted Ordering Information table; see POA at the end of the data sheet | 1 |
| • Changed Package thermal impedance, $R_{\theta JA}$, values from 70 to 92.5 (DB), from 58 to 78.3 (DW), from 69 to 49.1 (N), and from 83 to 101.1 (PW) | 5 |

5 Pin Configuration and Functions

DB, DW, J, N, PW, or W Packages
20-Pin SSOP, SOIC, CDIP, PDIP, TSSOP, or CFP
Top View



FK Package
20-Pin LCCC
Top View



Pin Functions

| PIN | | I/O | DESCRIPTION |
|-----|-----------------|-----|--------------------|
| NO. | NAME | | |
| 1 | \overline{OE} | I | Output enable |
| 2 | 1D | I | 1D input |
| 3 | 2D | I | 2D input |
| 4 | 3D | I | 3D input |
| 5 | 4D | I | 4D input |
| 6 | 5D | I | 5D input |
| 7 | 6D | I | 6D input |
| 8 | 7D | I | 7D input |
| 9 | 8D | I | 8D input |
| 10 | GND | — | Ground |
| 11 | LE | I | Latch enable input |
| 12 | 8Q | O | 8Q output |
| 13 | 7Q | O | 7Q output |
| 14 | 6Q | O | 6Q output |
| 15 | 5Q | O | 5Q output |
| 16 | 4Q | O | 4Q output |
| 17 | 3Q | O | 3Q output |
| 18 | 2Q | O | 2Q output |
| 19 | 1Q | O | 1Q output |
| 20 | V _{CC} | — | Power pin |

6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

| | | | MIN | MAX | UNIT |
|------------------|---|--|------|-----|------|
| V _{CC} | Supply voltage | | –0.5 | 7 | V |
| I _{IK} | Input clamp current ⁽²⁾ | V _I < 0 or V _I > V _{CC} | | ±20 | mA |
| I _{OK} | Output clamp current ⁽²⁾ | V _O < 0 or V _O > V _{CC} | | ±20 | mA |
| I _O | Continuous output current | V _O = 0 to V _{CC} | | ±35 | mA |
| | Continuous current through V _{CC} or GND | | | ±70 | mA |
| T _J | Junction temperature | | | 150 | °C |
| T _{stg} | Storage temperature | | –65 | 150 | °C |

- (1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

6.2 ESD Ratings

| | | VALUE | UNIT |
|--------------------|-------------------------|--|-------|
| V _(ESD) | Electrostatic discharge | Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾ | ±3500 |
| | | Charged-device model (CDM), per JEDEC specification JESD22-C101 ⁽²⁾ | ±1000 |

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

| | | | MIN | NOM | MAX | UNIT |
|-----------------|---------------------------------------|-------------------------|------|-----|-----------------|------|
| V _{CC} | Supply voltage | | 2 | 5 | 6 | V |
| V _{IH} | High-level input voltage | V _{CC} = 2 V | 1.5 | | | V |
| | | V _{CC} = 4.5 V | 3.15 | | | |
| | | V _{CC} = 6 V | 4.2 | | | |
| V _{IL} | Low-level input voltage | V _{CC} = 2 V | | | 0.5 | V |
| | | V _{CC} = 4.5 V | | | 1.35 | |
| | | V _{CC} = 6 V | | | 1.8 | |
| V _I | Input voltage | | 0 | | V _{CC} | V |
| V _O | Output voltage | | 0 | | V _{CC} | V |
| t _t | Input transition (rise and fall) time | V _{CC} = 2 V | | | 1000 | ns |
| | | V _{CC} = 4.5 V | | | 500 | |
| | | V _{CC} = 6 V | | | 400 | |
| T _A | Operating free-air temperature | SN54HC573A | –55 | | 125 | °C |
| | | SN74HC573A | –40 | | 85 | |

- (1) All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. See the [Implications of Slow or Floating CMOS Inputs](#) application report (SCBA004).

6.4 Thermal Information

| THERMAL METRIC ⁽¹⁾ | | SN74HC573A | | | | UNIT |
|-------------------------------|--|--------------|--------------|-------------|---------------|------|
| | | DB (SSOP) | DW (SOIC) | N (PDIP) | PW (TSSOP) | |
| | | 20 PINS | 20 PINS | 20 PINS | 20 PINS | |
| $R_{\theta JA}$ | Junction-to-ambient thermal resistance | 92.5 | 78.3 | 49.1 | 101.1 | °C/W |
| $R_{\theta JC(top)}$ | Junction-to-case (top) thermal resistance | 53.9 | 42.8 | 35.9 | 35.9 | °C/W |
| $R_{\theta JB}$ | Junction-to-board thermal resistance | 47.6 | 46.2 | 30 | 52 | °C/W |
| Ψ_{JT} | Junction-to-top characterization parameter | 19.5 | 18 | 22.4 | 2.4 | °C/W |
| Ψ_{JB} | Junction-to-board characterization parameter | 47.2 | 45.7 | 29.9 | 51.5 | °C/W |

(1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC Package Thermal Metrics](#) application report.

6.5 Electrical Characteristics

over operating free-air temperature range (unless otherwise noted)

| PARAMETER | TEST CONDITIONS | | MIN | TYP | MAX | UNIT |
|-----------|--|----------------------------------|--------------------|------------|------------|---------|
| V_{OH} | $V_I = V_{IH} \text{ or } V_{IL}$ | $I_{OH} = -20 \mu A$ | $V_{CC} = 2 V$ | 1.9 | 1.998 | V |
| | | | $V_{CC} = 4.5 V$ | 4.4 | 4.499 | |
| | | | $V_{CC} = 6 V$ | 5.9 | 5.999 | |
| | | $I_{OH} = -6 mA, V_{CC} = 4.5 V$ | $T_A = 25^\circ C$ | 3.98 | 4.3 | |
| | | | SN54HC573A | 3.7 | | |
| | | | SN74HC573A | 3.84 | | |
| | | $I_{OH} = -7.8 mA, V_{CC} = 6 V$ | $T_A = 25^\circ C$ | 5.48 | 5.8 | |
| | | | SN54HC573A | 5.2 | | |
| | | | SN74HC573A | 5.34 | | |
| | | | | | | |
| V_{OL} | $V_I = V_{IH} \text{ or } V_{IL}$ | $I_{OL} = 20 \mu A$ | $V_{CC} = 2 V$ | 0.002 | 0.1 | V |
| | | | $V_{CC} = 4.5 V$ | 0.001 | 0.1 | |
| | | | $V_{CC} = 6 V$ | 0.001 | 0.1 | |
| | | $I_{OL} = 6 mA, V_{CC} = 4.5 V$ | $T_A = 25^\circ C$ | 0.17 | 0.26 | |
| | | | SN54HC573A | | 0.4 | |
| | | | SN74HC573A | | 0.33 | |
| | | $I_{OL} = 7.8 mA, V_{CC} = 6 V$ | $T_A = 25^\circ C$ | 0.15 | 0.26 | |
| | | | SN54HC573A | | 0.4 | |
| | | | SN74HC573A | | 0.33 | |
| | | | | | | |
| I_I | $V_I = V_{CC} \text{ or } 0, V_{CC} = 6 V$ | | $T_A = 25^\circ C$ | ± 0.1 | ± 100 | nA |
| | | | SNx4HC573A | | ± 1000 | |
| I_{OZ} | $V_O = V_{CC} \text{ or } 0, V_{CC} = 6 V$ | | $T_A = 25^\circ C$ | ± 0.01 | ± 0.5 | μA |
| | | | SN54HC573A | | ± 10 | |
| | | | SN74HC573A | | ± 5 | |
| I_{CC} | $V_I = V_{CC} \text{ or } 0, I_O = 0, V_{CC} = 6 V$ | | $T_A = 25^\circ C$ | | 8 | μA |
| | | | SN54HC573A | | 160 | |
| | | | SN74HC573A | | 80 | |
| C_i | $V_{CC} = 2 V \text{ to } 6 V$ | | | 3 | 10 | pF |
| C_{pd} | Power dissipation capacitance per latch $T_A = 25^\circ C, \text{ no load}$ | | | 50 | | pF |

SN54HC573A, SN74HC573A

SCLS147F – DECEMBER 1982 – REVISED OCTOBER 2016

www.ti.com

6.6 Timing Requirements

over operating free-air temperature range (unless otherwise noted)

| | | | MIN | NOM | MAX | UNIT |
|----------|---|-------------------------|--------------------------|-----|-----|------|
| t_w | Pulse duration, LE high | $V_{CC} = 2\text{ V}$ | $T_A = 25^\circ\text{C}$ | | 80 | ns |
| | | | SN54HC573A | | 120 | |
| | | | SN74HC573A | | 100 | |
| | | $V_{CC} = 4.5\text{ V}$ | $T_A = 25^\circ\text{C}$ | | 16 | |
| | | | SN54HC573A | | 24 | |
| | | | SN74HC573A | | 20 | |
| | | $V_{CC} = 6\text{ V}$ | $T_A = 25^\circ\text{C}$ | | 14 | |
| | | | SN54HC573A | | 20 | |
| | | | SN74HC573A | | 17 | |
| t_{su} | Setup time, data before LE \downarrow | $V_{CC} = 2\text{ V}$ | $T_A = 25^\circ\text{C}$ | | 50 | ns |
| | | | SN54HC573A | | 75 | |
| | | | SN74HC573A | | 63 | |
| | | $V_{CC} = 4.5\text{ V}$ | $T_A = 25^\circ\text{C}$ | | 10 | |
| | | | SN54HC573A | | 15 | |
| | | | SN74HC573A | | 13 | |
| | | $V_{CC} = 6\text{ V}$ | $T_A = 25^\circ\text{C}$ | | 9 | |
| | | | SN54HC573A | | 13 | |
| | | | SN74HC573A | | 11 | |
| t_h | Hold time, data after LE \downarrow | $V_{CC} = 2\text{ V}$ | $T_A = 25^\circ\text{C}$ | | 20 | ns |
| | | | SNx4HC573A | | 24 | |
| | | $V_{CC} = 4.5\text{ V}$ | | | 5 | |
| | | $V_{CC} = 6\text{ V}$ | | | 5 | |

6.7 Switching Characteristics

over operating free-air temperature range (unless otherwise noted; see [Figure 2](#))

| PARAMETER | TEST CONDITIONS | | | MIN | TYP | MAX | UNIT |
|-----------|--|-------------------------|--------------------------|-----|-----|-----|------|
| t_{pd} | $C_L = 50\text{ pF}$, from D (input) to Q (output) | $V_{CC} = 2\text{ V}$ | $T_A = 25^\circ\text{C}$ | | 77 | 175 | ns |
| | | | SN54HC573A | | | 265 | |
| | | | SN74HC573A | | | 220 | |
| | | $V_{CC} = 4.5\text{ V}$ | $T_A = 25^\circ\text{C}$ | | 26 | 35 | |
| | | | SN54HC573A | | | 53 | |
| | | | SN74HC573A | | | 44 | |
| | | $V_{CC} = 6\text{ V}$ | $T_A = 25^\circ\text{C}$ | | 23 | 30 | |
| | | | SN54HC573A | | | 45 | |
| | | | SN74HC573A | | | 38 | |
| | $C_L = 50\text{ pF}$, from LE (input) to any Q (output) | $V_{CC} = 2\text{ V}$ | $T_A = 25^\circ\text{C}$ | | 87 | 175 | |
| | | | SN54HC573A | | | 265 | |
| | | | SN74HC573A | | | 220 | |
| | | $V_{CC} = 4.5\text{ V}$ | $T_A = 25^\circ\text{C}$ | | 27 | 35 | |
| | | | SN54HC573A | | | 53 | |
| | | | SN74HC573A | | | 44 | |
| | | $V_{CC} = 6\text{ V}$ | $T_A = 25^\circ\text{C}$ | | 23 | 30 | |
| | | | SN54HC573A | | | 45 | |
| | | | SN74HC573A | | | 38 | |

Switching Characteristics (continued)

over operating free-air temperature range (unless otherwise noted; see [Figure 2](#))

| PARAMETER | TEST CONDITIONS | | | MIN | TYP | MAX | UNIT |
|-----------|--|--------------------------|--------------------------|-----|-----|-----|------|
| t_{en} | $C_L = 50 \text{ pF}$, from \overline{OE} (input) to any Q (output) | $V_{CC} = 2 \text{ V}$ | $T_A = 25^\circ\text{C}$ | | 68 | 150 | ns |
| | | | SN54HC573A | | | 225 | |
| | | | SN74HC573A | | | 190 | |
| | | $V_{CC} = 4.5 \text{ V}$ | $T_A = 25^\circ\text{C}$ | | 24 | 30 | |
| | | | SN54HC573A | | | 45 | |
| | | | SN74HC573A | | | 38 | |
| | | $V_{CC} = 6 \text{ V}$ | $T_A = 25^\circ\text{C}$ | | 21 | 26 | |
| | | | SN54HC573A | | | 38 | |
| | | | SN74HC573A | | | 32 | |
| t_{dis} | $C_L = 50 \text{ pF}$, from \overline{OE} (input) to any Q (output) | $V_{CC} = 2 \text{ V}$ | $T_A = 25^\circ\text{C}$ | | 47 | 150 | ns |
| | | | SN54HC573A | | | 225 | |
| | | | SN74HC573A | | | 190 | |
| | | $V_{CC} = 4.5 \text{ V}$ | $T_A = 25^\circ\text{C}$ | | 23 | 30 | |
| | | | SN54HC573A | | | 45 | |
| | | | SN74HC573A | | | 38 | |
| | | $V_{CC} = 6 \text{ V}$ | $T_A = 25^\circ\text{C}$ | | 21 | 26 | |
| | | | SN54HC573A | | | 38 | |
| | | | SN74HC573A | | | 32 | |
| t_t | $C_L = 50 \text{ pF}$ to any Q (output) | $V_{CC} = 2 \text{ V}$ | $T_A = 25^\circ\text{C}$ | | 28 | 60 | ns |
| | | | SN54HC573A | | | 90 | |
| | | | SN74HC573A | | | 75 | |
| | | $V_{CC} = 4.5 \text{ V}$ | $T_A = 25^\circ\text{C}$ | | 8 | 12 | |
| | | | SN54HC573A | | | 18 | |
| | | | SN74HC573A | | | 15 | |
| | | $V_{CC} = 6 \text{ V}$ | $T_A = 25^\circ\text{C}$ | | 6 | 10 | |
| | | | SN54HC573A | | | 15 | |
| | | | SN74HC573A | | | 13 | |
| t_{pd} | $C_L = 150 \text{ pF}$, from D (input) to Q (output) | $V_{CC} = 2 \text{ V}$ | $T_A = 25^\circ\text{C}$ | | 95 | 200 | ns |
| | | | SN54HC573A | | | 300 | |
| | | | SN74HC573A | | | 250 | |
| | | $V_{CC} = 4.5 \text{ V}$ | $T_A = 25^\circ\text{C}$ | | 33 | 40 | |
| | | | SN54HC573A | | | 60 | |
| | | | SN74HC573A | | | 50 | |
| | | $V_{CC} = 6 \text{ V}$ | $T_A = 25^\circ\text{C}$ | | 21 | 34 | |
| | | | SN54HC573A | | | 51 | |
| | | | SN74HC573A | | | 43 | |
| | $C_L = 150 \text{ pF}$, from LE (input) to any Q (output) | $V_{CC} = 2 \text{ V}$ | $T_A = 25^\circ\text{C}$ | | 103 | 225 | |
| | | | SN54HC573A | | | 335 | |
| | | | SN74HC573A | | | 285 | |
| | | $V_{CC} = 4.5 \text{ V}$ | $T_A = 25^\circ\text{C}$ | | 33 | 45 | |
| | | | SN54HC573A | | | 67 | |
| | | | SN74HC573A | | | 57 | |
| | | $V_{CC} = 6 \text{ V}$ | $T_A = 25^\circ\text{C}$ | | 29 | 40 | |
| | | | SN54HC573A | | | 60 | |
| | | | SN74HC573A | | | 50 | |

Switching Characteristics (continued)

over operating free-air temperature range (unless otherwise noted; see Figure 2)

| PARAMETER | TEST CONDITIONS | | | MIN | TYP | MAX | UNIT |
|-----------|--|-------------------------|--------------------------|-----|-----|-----|------|
| t_{en} | $C_L = 150\text{ pF}$, from \overline{OE} (input) to any Q (output) | $V_{CC} = 2\text{ V}$ | $T_A = 25^\circ\text{C}$ | | 85 | 200 | ns |
| | | | SN54HC573A | | | 300 | |
| | | | SN74HC573A | | | 250 | |
| | | $V_{CC} = 4.5\text{ V}$ | $T_A = 25^\circ\text{C}$ | | 29 | 40 | |
| | | | SN54HC573A | | | 60 | |
| | | | SN74HC573A | | | 50 | |
| | | $V_{CC} = 6\text{ V}$ | $T_A = 25^\circ\text{C}$ | | 26 | 34 | |
| | | | SN54HC573A | | | 51 | |
| | | | SN74HC573A | | | 43 | |
| t_t | $C_L = 150\text{ pF}$ to any Q (output) | $V_{CC} = 2\text{ V}$ | $T_A = 25^\circ\text{C}$ | | 60 | 210 | ns |
| | | | SN54HC573A | | | 315 | |
| | | | SN74HC573A | | | 265 | |
| | | $V_{CC} = 4.5\text{ V}$ | $T_A = 25^\circ\text{C}$ | | 17 | 42 | |
| | | | SN54HC573A | | | 63 | |
| | | | SN74HC573A | | | 53 | |
| | | $V_{CC} = 6\text{ V}$ | $T_A = 25^\circ\text{C}$ | | 14 | 36 | |
| | | | SN54HC573A | | | 53 | |
| | | | SN74HC573A | | | 45 | |

6.8 Typical Characteristics









Figure 1. Maximum Propagation Delay Curves

7 Parameter Measurement Information



| PARAMETER | R_L | C_L | S1 | S2 |
|-------------------|--------------|-----------------|--------|--------|
| t_{en} | 1 k Ω | 50 pF or 150 pF | Open | Closed |
| | | | Closed | Open |
| t_{dis} | 1 k Ω | 50 pF | Open | Closed |
| | | | Closed | Open |
| t_{pd} or t_t | -- | 50 pF or 150 pF | Open | Open |



- C_L includes probe and test-fixture capacitance.
- Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- Phase relationships between waveforms were chosen arbitrarily. All input pulses are supplied by generators having the following characteristics: $PRR \leq 1$ MHz, $Z_O = 50 \Omega$, $t_r = 6$ ns, $t_f = 6$ ns.
- The outputs are measured one at a time with one input transition per measurement.
- t_{PLZ} and t_{PHZ} are the same as t_{dis} .
- t_{PZL} and t_{PZH} are the same as t_{en} .
- t_{PLH} and t_{PHL} are the same as t_{pd} .

Figure 2. Load Circuit and Voltage Waveforms

8 Detailed Description

8.1 Overview

The SNx4HC573A devices are octal transparent D-type latches that feature 3-state outputs designed specifically for driving highly capacitive or relatively low-impedance loads. A buffered output-enable (\overline{OE}) input can be used to place the eight outputs in either a normal logic state (high or low logic levels) or the high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and increased drive provide the capability to drive bus lines without interface or pullup components.

To ensure the high-impedance state during power up or power down, \overline{OE} must be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

\overline{OE} does not affect the internal operations of the latches. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.

8.2 Functional Block Diagram




Figure 3. Logic Diagram (Positive Logic)

8.3 Feature Description

The SNx4HC573A is a high current 3-state output device which can drive bus lines directly or up to 15 LSTTL loads. It has low power consumption up to 80- μ A maximum I_{CC} . The high speed CMOS family has typical propagation delay of 21 ns with ± 6 -mA output drive at 5 V. The input leakage current is a very low 1- μ A (maximum).

8.4 Device Functional Modes

Table 1 lists the functional modes of the SNx4HC573A.

Table 1. Function Table (Each Latch)

| INPUTS | | | OUTPUT Q |
|-----------------|----|---|-------------|
| \overline{OE} | LE | D | |
| L | H | H | H |
| L | H | L | L |
| L | L | X | Q_0 |
| H | X | X | Hi-Z |

9 Application and Implementation


NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

9.1 Application Information

To ensure the high-impedance state during power up or power down, \overline{OE} must be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver. \overline{OE} does not affect the internal operations of the latches. Old data can be retained or new data can be entered while the outputs are in the high-impedance state. The SNx4HC573A latches can be used to store 8 bits of data. Figure 4 shows a typical application. A low trigger event latches the output to preserve the event for processing later. With latch input high, this acts as a buffer which follows the live data at the D input when output enable pin held is low.

9.2 Typical Application



Copyright © 2016, Texas Instruments Incorporated

Figure 4. Typical Application Schematic

9.2.1 Design Requirements

The SNx4HC573A device uses CMOS technology and has balanced output drive (± 7.8 -mA). Take care to avoid bus contention, because it can drive currents that would exceed maximum limits.

9.2.2 Detailed Design Procedure

Design requirements must adhere to the [Recommended Operating Conditions](#) and must never exceed the [Absolute Maximum Ratings](#).

The inputs must have a ramp time less than input transition time mentioned in the [Recommended Operating Conditions](#). Slow inputs can cause oscillations at the output, false triggering, and increased current consumption. TI recommends a Schmitt trigger device like SN74HC14 which can tolerate slower signals.

The inputs and outputs must never exceed V_{CC} to not forward bias the internal ESD diodes. The maximum frequency supported by this device is 28 MHz.

Typical Application (continued)

9.2.3 Application Curve




Figure 5. Typical Propagation Delay Curves

10 Power Supply Recommendations

The power supply can be any voltage between the minimum and maximum supply voltage rating located in the [Recommended Operating Conditions](#) table. The total current through Ground or V_{CC} must not exceed ±70 mA as per [Absolute Maximum Ratings](#) table.

Each V_{CC} pin must have a good bypass capacitor to prevent power disturbance. For devices with a single supply, TI recommends 0.1-μF capacitor; if there are multiple V_{CC} pins, then TI recommends 0.01-μF or 0.022-μF capacitor for each power pin. It is acceptable to parallel multiple bypass capacitors to reject different frequencies of noise. A 0.1-μF and 1-μF capacitor are commonly used in parallel. The bypass capacitor must be installed as close to the power pin as possible for best results.

11 Layout

11.1 Layout Guidelines

When using multiple-bit logic devices, inputs must never float.

In many cases, functions or parts of functions of digital logic devices are unused, for example, when only two inputs of a triple-input and the gate are used, or only 3 of the 4 buffer gates are used. Such input pins must not be left unconnected because the undefined voltages at the outside connections result in undefined operational states. [Figure 6](#) specifies the rules that must be observed under all circumstances. All unused inputs of digital logic devices must be connected to a high or low bias to prevent them from floating. The logic level that must be applied to any particular unused input depends on the function of the device. Generally, they are tied to GND or V_{CC}, whichever makes more sense or is more convenient. It is acceptable to float outputs, unless the part is a transceiver. If the transceiver has an output enable pin, it disables the output section of the part when asserted. This does not disable the input section of the I/Os, so they cannot float when disabled.

11.2 Layout Example




Figure 6. Layout Diagram

12 Device and Documentation Support

12.1 Documentation Support

12.1.1 Related Documentation

For related documentation see the following:

[Implications of Slow or Floating CMOS Inputs](#) (SCBA004)

12.2 Related Links

The table below lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to sample or buy.

Table 2. Related Links

| PARTS | PRODUCT FOLDER | SAMPLE & BUY | TECHNICAL DOCUMENTS | TOOLS & SOFTWARE | SUPPORT & COMMUNITY |
|------------|----------------------------|----------------------------|----------------------------|----------------------------|----------------------------|
| SN54HC573A | Click here | Click here | Click here | Click here | Click here |
| SN74HC573A | Click here | Click here | Click here | Click here | Click here |

12.3 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

12.4 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's [Terms of Use](#).

TI E2E™ Online Community *TI's Engineer-to-Engineer (E2E) Community*. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

12.5 Trademarks

E2E is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

12.6 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

12.7 Glossary

[SLYZ022](#) — *TI Glossary*.

This glossary lists and explains terms, acronyms, and definitions.

13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

PACKAGING INFORMATION

| Orderable Device | Status (1) | Package Type | Package Drawing | Pins | Package Qty | Eco Plan (2) | Lead/Ball Finish (6) | MSL Peak Temp (3) | Op Temp (°C) | Device Marking (4/5) | Samples |
|------------------|---------------|--------------|--------------------|------|----------------|----------------------------|-------------------------|----------------------|--------------|-------------------------------------|-------------------------|
| 5962-8512801VRA | ACTIVE | CDIP | J | 20 | 1 | TBD | A42 | N / A for Pkg Type | -55 to 125 | 5962-8512801VR A SNV54HC573AJ | Samples |
| 85128012A | ACTIVE | LCCC | FK | 20 | 1 | TBD | POST-PLATE | N / A for Pkg Type | -55 to 125 | 85128012A SNJ54HC 573AFK | Samples |
| 8512801RA | ACTIVE | CDIP | J | 20 | 1 | TBD | A42 | N / A for Pkg Type | -55 to 125 | 8512801RA SNJ54HC573AJ | Samples |
| 8512801SA | ACTIVE | CFP | W | 20 | 1 | TBD | A42 | N / A for Pkg Type | -55 to 125 | 8512801SA SNJ54HC573AW | Samples |
| JM38510/65406BRA | ACTIVE | CDIP | J | 20 | 1 | TBD | A42 | N / A for Pkg Type | -55 to 125 | JM38510/ 65406BRA | Samples |
| M38510/65406BRA | ACTIVE | CDIP | J | 20 | 1 | TBD | A42 | N / A for Pkg Type | -55 to 125 | JM38510/ 65406BRA | Samples |
| SN54HC573AJ | ACTIVE | CDIP | J | 20 | 1 | TBD | A42 | N / A for Pkg Type | -55 to 125 | SN54HC573AJ | Samples |
| SN74HC573ADBR | ACTIVE | SSOP | DB | 20 | 2000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | -40 to 85 | HC573A | Samples |
| SN74HC573ADW | ACTIVE | SOIC | DW | 20 | 25 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | -40 to 85 | HC573A | Samples |
| SN74HC573ADWG4 | ACTIVE | SOIC | DW | 20 | 25 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | -40 to 85 | HC573A | Samples |
| SN74HC573ADWR | ACTIVE | SOIC | DW | 20 | 2000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | -40 to 85 | HC573A | Samples |
| SN74HC573ADWRG4 | ACTIVE | SOIC | DW | 20 | 2000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | -40 to 85 | HC573A | Samples |
| SN74HC573AN | ACTIVE | PDIP | N | 20 | 20 | Pb-Free (RoHS) | CU NIPDAU | N / A for Pkg Type | -40 to 85 | SN74HC573AN | Samples |
| SN74HC573ANE4 | ACTIVE | PDIP | N | 20 | 20 | Pb-Free (RoHS) | CU NIPDAU | N / A for Pkg Type | -40 to 85 | SN74HC573AN | Samples |
| SN74HC573APWR | ACTIVE | TSSOP | PW | 20 | 2000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | -40 to 85 | HC573A | Samples |
| SN74HC573APWRE4 | ACTIVE | TSSOP | PW | 20 | 2000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | -40 to 85 | HC573A | Samples |

| Orderable Device | Status (1) | Package Type | Package Drawing | Pins | Package Qty | Eco Plan (2) | Lead/Ball Finish (6) | MSL Peak Temp (3) | Op Temp (°C) | Device Marking (4/5) | Samples |
|------------------|---------------|--------------|--------------------|------|----------------|----------------------------|-------------------------|----------------------|--------------|--------------------------------|-------------------------|
| SN74HC573APWRG4 | ACTIVE | TSSOP | PW | 20 | 2000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | -40 to 85 | HC573A | Samples |
| SN74HC573APWT | ACTIVE | TSSOP | PW | 20 | 250 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | -40 to 85 | HC573A | Samples |
| SNJ54HC573AFK | ACTIVE | LCCC | FK | 20 | 1 | TBD | POST-PLATE | N / A for Pkg Type | -55 to 125 | 85128012A SNJ54HC 573AFK | Samples |
| SNJ54HC573AJ | ACTIVE | CDIP | J | 20 | 1 | TBD | A42 | N / A for Pkg Type | -55 to 125 | 8512801RA SNJ54HC573AJ | Samples |
| SNJ54HC573AW | ACTIVE | CFP | W | 20 | 1 | TBD | A42 | N / A for Pkg Type | -55 to 125 | 8512801SA SNJ54HC573AW | Samples |

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBsolete: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check <http://www.ti.com/productcontent> for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF SN54HC573A, SN54HC573A-SP, SN74HC573A :

- Catalog: [SN74HC573A](#), [SN54HC573A](#)
- Automotive: [SN74HC573A-Q1](#), [SN74HC573A-Q1](#)
- Military: [SN54HC573A](#)
- Space: [SN54HC573A-SP](#)

NOTE: Qualified Version Definitions:

- Catalog - TI's standard catalog product
- Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects
- Military - QML certified for Military and Defense Applications
- Space - Radiation tolerant, ceramic packaging and qualified for use in Space-based application

TAPE AND REEL INFORMATION


*All dimensions are nominal

| Device | Package Type | Package Drawing | Pins | SPQ | Reel Diameter (mm) | Reel Width W1 (mm) | A0 (mm) | B0 (mm) | K0 (mm) | P1 (mm) | W (mm) | Pin1 Quadrant |
|---------------|--------------|-----------------|------|------|--------------------|--------------------|---------|---------|---------|---------|--------|---------------|
| SN74HC573ADBR | SSOP | DB | 20 | 2000 | 330.0 | 16.4 | 8.2 | 7.5 | 2.5 | 12.0 | 16.0 | Q1 |
| SN74HC573ADWR | SOIC | DW | 20 | 2000 | 330.0 | 24.4 | 10.8 | 13.3 | 2.7 | 12.0 | 24.0 | Q1 |
| SN74HC573APWR | TSSOP | PW | 20 | 2000 | 330.0 | 16.4 | 6.95 | 7.1 | 1.6 | 8.0 | 16.0 | Q1 |
| SN74HC573APWT | TSSOP | PW | 20 | 250 | 330.0 | 16.4 | 6.95 | 7.1 | 1.6 | 8.0 | 16.0 | Q1 |

TAPE AND REEL BOX DIMENSIONS



*All dimensions are nominal

| Device | Package Type | Package Drawing | Pins | SPQ | Length (mm) | Width (mm) | Height (mm) |
|---------------|--------------|-----------------|------|------|-------------|------------|-------------|
| SN74HC573ADBR | SSOP | DB | 20 | 2000 | 367.0 | 367.0 | 38.0 |
| SN74HC573ADWR | SOIC | DW | 20 | 2000 | 367.0 | 367.0 | 45.0 |
| SN74HC573APWR | TSSOP | PW | 20 | 2000 | 367.0 | 367.0 | 38.0 |
| SN74HC573APWT | TSSOP | PW | 20 | 250 | 367.0 | 367.0 | 38.0 |

FK (S-CQCC-N**)

LEADLESS CERAMIC CHIP CARRIER

28 TERMINAL SHOWN



| NO. OF TERMINALS ** | A | | B | |
|---------------------------|------------------|------------------|------------------|------------------|
| | MIN | MAX | MIN | MAX |
| 20 | 0.342 (8,69) | 0.358 (9,09) | 0.307 (7,80) | 0.358 (9,09) |
| 28 | 0.442 (11,23) | 0.458 (11,63) | 0.406 (10,31) | 0.458 (11,63) |
| 44 | 0.640 (16,26) | 0.660 (16,76) | 0.495 (12,58) | 0.560 (14,22) |
| 52 | 0.740 (18,78) | 0.761 (19,32) | 0.495 (12,58) | 0.560 (14,22) |
| 68 | 0.938 (23,83) | 0.962 (24,43) | 0.850 (21,6) | 0.858 (21,8) |
| 84 | 1.141 (28,99) | 1.165 (29,59) | 1.047 (26,6) | 1.063 (27,0) |



4040140/D 01/11

- NOTES:
- All linear dimensions are in inches (millimeters).
 - This drawing is subject to change without notice.
 - This package can be hermetically sealed with a metal lid.
 - Falls within JEDEC MS-004

J (R-GDIP-T**)

14 LEADS SHOWN

CERAMIC DUAL IN-LINE PACKAGE



| PINS ** DIM | 14 | 16 | 18 | 20 |
|----------------|------------------------|------------------------|------------------------|------------------------|
| A | 0.300 (7,62) BSC | 0.300 (7,62) BSC | 0.300 (7,62) BSC | 0.300 (7,62) BSC |
| B MAX | 0.785 (19,94) | .840 (21,34) | 0.960 (24,38) | 1.060 (26,92) |
| B MIN | — | — | — | — |
| C MAX | 0.300 (7,62) | 0.300 (7,62) | 0.310 (7,87) | 0.300 (7,62) |
| C MIN | 0.245 (6,22) | 0.245 (6,22) | 0.220 (5,59) | 0.245 (6,22) |




4040083/F 03/03

- NOTES:
- A. All linear dimensions are in inches (millimeters).
 - B. This drawing is subject to change without notice.
 - C. This package is hermetically sealed with a ceramic lid using glass frit.
 - D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
 - E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

PW (R-PDSO-G20)

PLASTIC SMALL OUTLINE



- NOTES:
- A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.
 - B. This drawing is subject to change without notice.
 - C. Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.
 - D. Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.
 - E. Falls within JEDEC MO-153

PW (R-PDSO-G20)

PLASTIC SMALL OUTLINE



- NOTES:
- A. All linear dimensions are in millimeters.
 - B. This drawing is subject to change without notice.
 - C. Publication IPC-7351 is recommended for alternate design.
 - D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
 - E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.

DB (R-PDSO-G**)

PLASTIC SMALL-OUTLINE

28 PINS SHOWN



- NOTES: A. All linear dimensions are in millimeters.
 B. This drawing is subject to change without notice.
 C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.
 D. Falls within JEDEC MO-150

N (R-PDIP-T**)

16 PINS SHOWN

PLASTIC DUAL-IN-LINE PACKAGE



| PINS ** | 14 | 16 | 18 | 20 |
|---------------------|------------------|------------------|------------------|------------------|
| DIM | | | | |
| A MAX | 0.775 (19,69) | 0.775 (19,69) | 0.920 (23,37) | 1.060 (26,92) |
| A MIN | 0.745 (18,92) | 0.745 (18,92) | 0.850 (21,59) | 0.940 (23,88) |
| MS-001 VARIATION | AA | BB | AC | AD |



4040049/E 12/2002


- NOTES:
- A. All linear dimensions are in inches (millimeters).
 - B. This drawing is subject to change without notice.
 - $\triangle C$ Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
 - $\triangle D$ The 20 pin end lead shoulder width is a vendor option, either half or full width.

DW0020A

PACKAGE OUTLINE

SOIC - 2.65 mm max height

SOIC



4220724/A 05/2016

NOTES:

1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.43 mm per side.
5. Reference JEDEC registration MS-013.

SOIC


Downloaded from Arrow.com.

EXAMPLE STENCIL DESIGN

DW0020A

SOIC - 2.65 mm max height

SOIC



SOLDER PASTE EXAMPLE
BASED ON 0.125 mm THICK STENCIL
SCALE:6X


4220724/A 05/2016

NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.

W (R-GDFP-F20)

CERAMIC DUAL FLATPACK



- NOTES:
- All linear dimensions are in inches (millimeters).
 - This drawing is subject to change without notice.
 - This package can be hermetically sealed with a ceramic lid using glass frit.
 - Index point is provided on cap for terminal identification only.
 - Falls within Mil-Std 1835 GDFP2-F20

IMPORTANT NOTICE

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI's published terms of sale for semiconductor products (<http://www.ti.com/sc/docs/stdterms.htm>) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's non-compliance with the terms and provisions of this Notice.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2017, Texas Instruments Incorporated