# **Analog Multiplexer/ Demultiplexer**

## **High-Performance Silicon-Gate CMOS**

The MC74LVXT4053 utilizes silicon–gate CMOS technology to achieve fast propagation delays, low ON resistances, and low OFF leakage currents. This analog multiplexer/demultiplexer controls analog voltages that may vary across the complete power supply range (from  $V_{CC}$  to  $V_{EE}). \label{eq:control}$ 

The LVXT4053 is similar in pinout to the LVX8053, the HC4053A, and the metal-gate MC14053B. The Channel-Select inputs determine which one of the Analog Inputs/Outputs is to be connected, by means of an analog switch, to the Common Output/Input. When the Enable pin is HIGH, all analog switches are turned off.

The Channel-Select and Enable inputs are compatible with standard TTL levels.

This device has been designed so the ON resistance ( $R_{ON}$ ) is more linear over input voltage than the  $R_{ON}$  of metal-gate CMOS analog switches and High-Speed CMOS analog switches.

#### **Features**

- Select Pins Compatible with TTL Levels
- Fast Switching and Propagation Speeds
- Low Crosstalk Between Switches
- Analog Power Supply Range  $(V_{CC} V_{EE}) = -3.0 \text{ V}$  to +3.0 V
- Digital (Control) Power Supply Range ( $V_{CC}$  GND) = 2.5 to 6.0 V
- Improved Linearity and Lower ON Resistance Than Metal–Gate, HSL, or VHC Counterparts
- Low Noise
- Designed to Operate on a Single Supply with V<sub>EE</sub> = GND, or Using Split Supplies up to ±3.0 V
- Break-Before-Make Circuitry
- These Devices are Pb-Free and are RoHS Compliant



## ON Semiconductor®


www.onsemi.com






D SUFFIX CASE 751B TSSOP-16 DT SUFFIX CASE 948F

#### **PIN ASSIGNMENT**



#### **MARKING DIAGRAMS**





TSSOP-16

LVXT4053 = Specific Device Code A = Assembly Location WL. L = Wafer Lot

Y = Year
WW, W = Work Week
G or = = Pb-Free Package

(Note: Microdot may be in either location)


#### ORDERING INFORMATION

See detailed ordering and shipping information on page 2 of this data sheet.

### **FUNCTION TABLE**

Cont						
Select						
Enable	С	В	Α	01	l Chann	els
L	L	L	L	Z0	Y0	X0
L	L	L	Н	Z0	Y0	X1
L	L	Н	L	Z0	Y1	X0
L	L	Н	Н	Z0	Y1	X1
L	Н	L	L	Z1	Y0	X0
L	Н	L	Н	Z1	Y0	X1
L	Н	Н	L	Z1	Y1	X0
L	Н	Н	Н	Z1	Y1	X1
Н	X	Χ	Χ		NONE	

X = Don't Care



NOTE: This device allows independent control of each switch. Channel–Select Input A controls the X–Switch, Input B controls the Y–Switch and Input C controls the Z–Switch.

Figure 1. Logic Diagram
Triple Single-Pole, Double-Position Plus Common Off

## **ORDERING INFORMATION**

Device	Package	Shipping <sup>†</sup>
MC74LVXT4053DG	SOIC-16 (Pb-Free)	48 Units / Rail
MC74LVXT4053DR2G	SOIC-16 (Pb-Free)	2500 Tape & Reel
MC74LVXT4053DTG	TSSOP-16 (Pb-Free)	96 Units / Rail
MC74LVXT4053DTRG	TSSOP-16 (Pb-Free)	2500 Tape & Reel

<sup>†</sup>For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

#### **MAXIMUM RATINGS**

Symbol	Paramo	eter	Value	Unit
V <sub>EE</sub>	Negative DC Supply Voltage	(Referenced to GND)	-7.0 to +0.5	V
V <sub>CC</sub>	Positive DC Supply Voltage	(Referenced to GND) (Referenced to V <sub>EE</sub> )	-0.5 to +7.0 -0.5 to +7.0	V
V <sub>IS</sub>	Analog Input Voltage		V <sub>EE</sub> – 0.5 to V <sub>CC</sub> + 0.5	V
V <sub>IN</sub>	Digital Input Voltage	(Referenced to GND)	-0.5 to 7.0	V
I	DC Current, Into or Out of Any Pin		±20	mA
T <sub>STG</sub>	Storage Temperature Range		-65 to +150	°C
TL	Lead Temperature, 1 mm from Case for 10 S	econds	260	°C
TJ	Junction Temperature under Bias		+150	°C
$\theta_{JA}$	Thermal Resistance	SOIC TSSOP	143 164	°C/W
P <sub>D</sub>	Power Dissipation in Still Air,	SOIC TSSOP	500 450	mW
MSL	Moisture Sensitivity		Level 1	
F <sub>R</sub>	Flammability Rating	Oxygen Index: 30% - 35%	UL 94-V0 @ 0.125 in	
V <sub>ESD</sub>	ESD Withstand Voltage	Human Body Model (Note 1) Machine Model (Note 2) Charged Device Model (Note 3)	> 2000 > 200 > 1000	V
I <sub>LATCHUP</sub>	Latchup Performance Abov	re V <sub>CC</sub> and Below GND at 125°C (Note 4)	±300	mA

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

- 1. Tested to EIA/JESD22-A114-A.
- 2. Tested to EIA/JESD22-A115-A.
- 3. Tested to JESD22-C101-A.
- 4. Tested to EIA/JESD78.

#### **RECOMMENDED OPERATING CONDITIONS**

Symbol	Parameter	Min	Max	Unit	
V <sub>EE</sub>	Negative DC Supply Voltage	(Referenced to GND)	-6.0	GND	V
V <sub>CC</sub>	Positive DC Supply Voltage	(Referenced to GND) (Referenced to V <sub>EE</sub> )	2.5 2.5	6.0 6.0	V
V <sub>IS</sub>	Analog Input Voltage		V <sub>EE</sub>	V <sub>CC</sub>	V
V <sub>IN</sub>	Digital Input Voltage	(Note 5) (Referenced to GND)	0	6.0	V
T <sub>A</sub>	Operating Temperature Range, All Package Types		-55	125	°C
t <sub>r</sub> , t <sub>f</sub>	Input Rise/Fall Time (Channel Select or Enable Inputs)	$V_{CC} = 3.0 \text{ V} \pm 0.3 \text{ V}$ $V_{CC} = 5.0 \text{ V} \pm 0.5 \text{ V}$	0 0	100 20	ns/V

Functional operation above the stresses listed in the Recommended Operating Ranges is not implied. Extended exposure to stresses beyond the Recommended Operating Ranges limits may affect device reliability.

## DEVICE JUNCTION TEMPERATURE VERSUS TIME TO 0.1% BOND FAILURES

Junction Temperature °C	Time, Hours	Time, Years
80	1,032,200	117.8
90	419,300	47.9
100	178,700	20.4
110	79,600	9.4
120	37,000	4.2
130	17,800	2.0
140	8,900	1.0




Figure 2. Failure Rate vs. Time Junction Temperature

<sup>5.</sup> Unused inputs may not be left open. All inputs must be tied to a high-logic voltage level or a low-logic input voltage level.

## DC CHARACTERISTICS - Digital Section (Voltages Referenced to GND)

			V <sub>CC</sub>	Guara	nteed Lin	nit	
Symbol	Parameter	Condition	V	–55 to 25°C	≤85°C	≤125°C	Unit
V <sub>IH</sub>	Minimum High-Level Input Voltage, Channel-Select or Enable Inputs		3.0 4.5 5.5	2.0 2.0 2.0	2.0 2.0 2.0	2.0 2.0 2.0	V
V <sub>IL</sub>	Maximum Low-Level Input Voltage, Channel-Select or Enable Inputs		3.0 4.5 5.5	0.5 0.8 0.8	0.5 0.8 0.8	0.5 0.8 0.8	V
I <sub>IN</sub>	Maximum Input Leakage Current, Channel-Select or Enable Inputs	V <sub>IN</sub> = 6.0 or GND	0 V to 6.0 V	±0.1	±1.0	±1.0	μΑ
Icc	Maximum Quiescent Supply Current (per Package)	Channel Select, Enable and V <sub>IS</sub> = V <sub>CC</sub> or GND	6.0	4.0	40	80	μΑ

## DC ELECTRICAL CHARACTERISTICS - Analog Section

			V <sub>CC</sub>	V <sub>EE</sub>	Guara	nteed Lim	nit	
Symbol	Parameter	Test Conditions	V	V	-55 to 25°C	≤85°C	≤125°C	Unit
R <sub>ON</sub>	Maximum "ON" Resistance	$V_{IN} = V_{IL} \text{ or } V_{IH}$ $V_{IS} = \frac{1}{2} (V_{CC} - V_{EE})$ $ I_S  = 2.0 \text{ mA (Figure 3)}$	3.0 4.5 3.0	0 0 -3.0	86 37 26	108 46 33	120 55 37	Ω
ΔR <sub>ON</sub>	Maximum Difference in "ON" Resistance Between Any Two Channels in the Same Package	$V_{IN} = V_{IL} \text{ or } V_{IH}$ $V_{IS} = \frac{1}{2} (V_{CC} - V_{EE})$ $ I_S  = 2.0 \text{ mA}$	3.0 4.5 3.0	0 0 -3.0	15 13 10	20 18 15	20 18 15	Ω
I <sub>off</sub>	Maximum Off-Channel Leakage Current, Any One Channel	$V_{in} = V_{IL} \text{ or } V_{IH};$ $V_{IO} = V_{CC} \text{ or GND};$ Switch Off (Figure 3)	5.5 +3.0	0 -3.0	0.1 0.1	0.5 0.5	1.0 1.0	μΑ
	Maximum Off-Channel Leakage Current, Common Channel	$V_{in} = V_{IL} \text{ or } V_{IH};$ $V_{IO} = V_{CC} \text{ or GND};$ Switch Off (Figure 4)	5.5 +3.0	0 -3.0	0.2 0.2	2.0 2.0	4.0 4.0	
I <sub>on</sub>	Maximum On-Channel Leakage Current, Channel-to-Channel	$V_{in} = V_{IL}$ or $V_{IH}$ ; Switch-to-Switch = $V_{CC}$ or GND; (Figure 5)	5.5 +3.0	0 -3.0	0.2 0.2	2.0 2.0	4.0 4.0	μΑ

## AC CHARACTERISTICS (Input $t_r = t_f = 3 \text{ ns}$ )

					Guaranteed Limit				
			v <sub>cc</sub>	V <sub>EE</sub>	-55 to	25°C			
Symbol	Parameter	Test Conditions	V	V	Min	Тур*	≤ <b>85°C</b>	≤125°C	Unit
t <sub>BBM</sub>	Minimum Break-Before-Make	$V_{IN} = V_{IL}$ or $V_{IH}$	3.0	0.0	1.0	6.5	-	-	ns
	Time	$V_{IS} = V_{CC}$ $R_L = 300 \Omega$ , $C_L = 35 pF$ (Figures 11 and 12)	4.5 3.0	0.0 -3.0	1.0	5.0 3.5	-	-	

<sup>\*</sup>Typical Characteristics are at 25°C.

## AC CHARACTERISTICS ( $C_L = 50 \ pF$ , Input $t_r = t_f = 3 \ ns$ )

				Guaranteed Limit							
		V <sub>CC</sub>	V <sub>EE</sub>	-5	55 to 25	°C	≤8	5°C	≤12	25°C	
Symbol	Parameter	VCC	VEE	Min	Тур	Max	Min	Max	Min	Max	Unit
t <sub>PLH</sub> ,	Maximum Propagation Delay, Channel-Select	2.5	0			40		45		50	ns
$t_{PHL}$	to Analog Output	3.0	0			28		30		35	
	(Figures 15 and 16)	4.5	0			23		25		30	
		3.0	-3.0			23		25		28	
$t_{PLZ}$ ,	Maximum Propagation Delay, Enable to Analog	2.5	0			40		45		50	ns
t <sub>PHZ</sub>	Output (Figures 13 and 14)	3.0	0			28		30		35	
		4.5	0			23		25		30	
		3.0	-3.0			23		25		28	
t <sub>PZL</sub> ,	Maximum Propagation Delay, Enable to Analog	2.5	0			40		45		50	ns
$t_{PZH}$	Output (Figures 13 and 14)	3.0	0			28		30		35	
		4.5	0			23		25		30	
		3.0	-3.0			23		25		28	

			Typical @ 25°C, V <sub>CC</sub> = 5.0 V, V <sub>EE</sub> = 0 V	
$C_{PD}$	Power Dissipation Capacitance (Figure	17) (Note 6)	45	pF
C <sub>IN</sub>	Maximum Input Capacitance, Channel-Select or Enable Inputs		10	pF
C <sub>I/O</sub>	Maximum Capacitance (All Switches Off)	Analog I/O Common O/I Feedthrough	10 10 1.0	pF

<sup>6.</sup> Used to determine the no–load dynamic power consumption:  $P_D = C_{PD} V_{CC}^2 f + I_{CC} V_{CC}$ .

## ADDITIONAL APPLICATION CHARACTERISTICS (GND = 0 V)

			V <sub>CC</sub>	V <sub>EE</sub>	Тур	
Symbol	Parameter	Condition	V	V	25°C	Unit
BW	Maximum On-Channel Bandwidth or Minimum Frequency Response	V <sub>IS</sub> = ½ (V <sub>CC</sub> - V <sub>EE</sub> ) Ref and Test Attn = 10 dB Source Amplitude = 0 dB (Figure 6)	3.0 4.5 6.0 3.0	0.0 0.0 0.0 -3.0	80 80 80 80	MHz
V <sub>ISO</sub>	Off-Channel Feedthrough Isolation	$ f = 1 \text{ MHz; } V_{IS} = \frac{1}{2} \left( V_{CC} - V_{EE} \right) $ Adjust Network Analyzer output to 10 dBm on each output from the power splitter. (Figures 7 and 8)	3.0 4.5 6.0 3.0	0.0 0.0 0.0 -3.0	-70 -70 -70 -70	dB
V <sub>ONL</sub>	Maximum Feedthrough On Loss	$V_{IS} = \frac{1}{2} (V_{CC} - V_{EE})$ Adjust Network Analyzer output to 10 dBm on each output from the power splitter. (Figure 10)	3.0 4.5 6.0 3.0	0.0 0.0 0.0 -3.0	-2 -2 -2 -2	dB
Q	Charge Injection	$\begin{array}{l} V_{IN}=V_{CC} \text{ to } V_{EE,}  f_{IS}=1 \text{ kHz, } t_r=t_f=3 \text{ ns} \\ R_{IS}=0  \Omega,  C_L=1000 \text{ pF, } Q=C_L*\Delta V_{OUT} \\ \text{(Figure 9)} \end{array}$	5.0 3.0	0.0 -3.0	9.0 12	pC
THD	Total Harmonic Distortion THD + Noise	$\begin{split} f_{IS} &= 1 \text{ MHz, R}_L = 10 \text{ K}\Omega, C_L = 50 \text{ pF,} \\ V_{IS} &= 5.0 \text{ V}_{PP} \text{ sine wave} \\ V_{IS} &= 6.0 \text{ V}_{PP} \text{ sine wave} \\ \text{(Figure 18)} \end{split}$	6.0 3.0	0.0 -3.0	0.10 0.05	%





Figure 3. On Resistance, Test Set-Up






Figure 4. Maximum Off Channel Leakage Current, Any One Channel, Test Set-Up

Figure 5. Maximum On Channel Leakage Current, Channel to Channel, Test Set-Up




Figure 6. Maximum On Channel Bandwidth, Test Set-Up




Figure 7. Maximum Off Channel Feedthrough Isolation, Test Set-Up





Figure 8. Maximum Common-Channel Feedthrough Isolation, Test Set-Up



\*Includes all probe and jig capacitance.




Figure 9. Charge Injection, Test Set-Up




Figure 10. Maximum On Channel Feedthrough On Loss, Test Set-Up




Figure 11. Break-Before-Make, Test Set-Up

Figure 12. Break-Before-Make Time





Figure 13. Propagation Delays, Channel Select to Analog Out



\*Includes all probe and jig capacitance.

Figure 14. Propagation Delay, Test Set-Up
Channel Select to Analog Out




Figure 15. Propagation Delays, Enable to Analog Out




Figure 16. Propagation Delay, Test Set-Up Enable to Analog Out




Figure 17. Power Dissipation Capacitance, Test Set-Up




Figure 18. Total Harmonic Distortion, Test Set-Up

#### APPLICATIONS INFORMATION

The Channel Select and Enable control pins should be at  $V_{CC}$  or GND logic levels.  $V_{CC}$  being recognized as a logic high and GND being recognized as a logic low. In this example:

$$V_{CC}$$
 = +5 V = logic high  
GND = 0 V = logic low

The maximum analog voltage swing is determined by the supply voltages  $V_{CC}$  and  $V_{EE}$ . The positive peak analog voltage should not exceed  $V_{CC}$ . Similarly, the negative peak analog voltage should not go below  $V_{EE}$ . In this example, the difference between  $V_{CC}$  and  $V_{EE}$  is five volts. Therefore, using the configuration of Figure 20, a maximum analog signal of five volts peak—to—peak can be controlled. Unused analog inputs/outputs may be left floating (i.e., not connected). However, tying unused analog inputs and




Figure 19. Application Example

outputs to  $V_{CC}$  or GND through a low value resistor helps minimize crosstalk and feedthrough noise that may be picked up by an unused switch.

Although used here, balanced supplies are not a requirement. The only constraints on the power supplies are that:

$$V_{EE}$$
 – GND = 0 to – 6 volts  
 $V_{CC}$  – GND = 2.5 to 6 volts  
 $V_{CC}$  –  $V_{EE}$  = 2.5 to 6 volts  
and  $V_{EE}$  ≤ GND

When voltage transients above  $V_{CC}$  and/or below  $V_{EE}$  are anticipated on the analog channels, external Germanium or Schottky diodes  $(D_x)$  are recommended as shown in Figure 21. These diodes should be able to absorb the maximum anticipated current surges during clipping.




Figure 20. Application Example




Figure 21. External Germanium or Schottky Clipping Diodes




Figure 22. Function Diagram, LVXT4053

onsemi, Onsemi, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at <a href="www.onsemi.org/www.onsemi.or

#### ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

 $\textbf{Technical Library:} \ \underline{www.onsemi.com/design/resources/technical-documentation}$ 

onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support

For additional information, please contact your local Sales Representative at www.onsemi.com/support/sales

