

### Description

The SiT5503 is a Stratum 3E MEMS precision oscillator optimized for  $\pm$ 5 ppb stability from  $-40^{\circ}\text{C}$  to  $95^{\circ}\text{C}$ . Engineered for exceptional dynamic performance, it is ideal for replacing larger, less robust, and higher power quartz OCXOs. SiT5503 is uniquely positioned for high reliability telecom, edge networking, IEEE 1588 PTP, and optical transport applications.

Leveraging SiTime's unique DualMEMS® temperature sensing and TurboCompensation® technologies, the SiT5503 delivers the best dynamic performance for timing stability in the presence of environmental stressors such as air flow, temperature perturbation, vibration, shock, and electromagnetic interference. This device also integrates multiple on-chip regulators to filter power supply noise, eliminating the need for a dedicated external LDO.

The SiT5503 can be factory programmed for any combination of frequency, voltage, and pull range. Programmability enables designers to optimize clock configurations while eliminating long lead times and customization costs associated with quartz devices where each frequency is custom built.

Refer to [Manufacturing Guidelines](#) for proper reflow profile and PCB cleaning recommendations to ensure best performance.



### Block Diagram




Figure 1. SiT5503 Block Diagram

### Features

- Any frequency from 1 MHz to 60 MHz in 1 Hz steps
- Factory programmable options for low lead time
- Best dynamic stability under airflow, thermal shock
  - $\pm$ 5 ppb stability over temperature,  $-40^{\circ}\text{C}$  to  $95^{\circ}\text{C}$
  - $\pm$ 0.16 ppb/ $^{\circ}\text{C}$  typical frequency slope ( $\Delta F/\Delta T$ )
  - $\pm$ 0.2 ppb typical daily aging
  - 1.5e-11 ADEV at 10 second averaging time
- Digital frequency control up to  $\pm$ 3200 ppm
- No activity dips or micro jumps
- Resistant to shock, vibration and board bending
- On-chip regulators eliminate the need for external LDOs
- 2.5 V, 2.8 V, 3.0 V and 3.3 V supply voltage
- LVC MOS or clipped sinewave output
- RoHS and REACH compliant
- Pb-free, Halogen-free, Antimony-free
- 7.0 mm x 5.0 mm ceramic package
- [Contact SiTime](#) for tighter stability, wider temperature, and alternate package options

### Applications

- 4G/5G radio, Small cell
- IEEE1588/SyncE boundary and grandmaster clocks
- Carrier-grade routers and switches
- Optical transport – SONET/SDH, OTN, Stratum 3E
- DOCSIS 3.x remote PHY
- GPS disciplined oscillators
- Precision GNSS systems
- Test and measurement

### 7.0 mm x 5.0 mm Package Pinout





Figure 2. Pin Assignments (Top view)

## Ordering Information

The part number guide illustrated below is for reference only, in which boxes identify order codes having more than one option. To customize and build an exact part number, use the SiTime [Part Number Generator](#). To validate the part number, use the SiTime [Part Number Decoder](#).



### Notes:

1. "-" corresponds to the default rise/fall time for LVCMS output as specified in [Table 1](#) (Electrical Characteristics). [Contact SiTime](#) for other rise/fall time options for best EMI or driving multiple loads. For differential outputs, [contact SiTime](#).
2. Bulk is available for sampling only.
3. "F" packaging option has a minimum limit of 10 units.
4. [Contact SiTime](#) for alternate package options.

## Table Of Contents

Description .....	1
Features .....	1
Applications .....	1
Block Diagram .....	1
7.0 mm x 5.0 mm Package Pinout .....	1
Electrical Characteristics .....	4
Device Configurations and Pin-outs .....	7
Pin-out Top Views .....	7
Typical Performance Plots .....	10
Dimensions and Patterns .....	15
Revision History .....	17
DCTCXO Device Configuration .....	19
DCTCXO-Specific Design Considerations .....	20
Pull Range and Absolute Pull Range .....	20
Output Frequency .....	21
I <sup>2</sup> C Control Registers .....	23
Register Descriptions .....	23
Register Address: 0x00. Digital Frequency Control Least Significant Word (LSW) .....	23
Register Address: 0x01. OE Control, Digital Frequency Control Most Significant Word (MSW) .....	24
Register Address: 0x02. DIGITAL PULL RANGE CONTROL <sup>[15]</sup> .....	25
Serial Interface Configuration Description .....	26
Serial Signal Format .....	26
Parallel Signal Format .....	27
Parallel Data Format .....	27
I <sup>2</sup> C Timing Specification .....	29
I <sup>2</sup> C Device Address Modes .....	30
Schematic Example .....	31

## Electrical Characteristics

All Min and Max limits are specified over temperature and rated operating voltage with 15 pF output load unless otherwise stated. Typical values are at 25°C and 3.3 V Vdd.

**Table 1. Output Characteristics**

Parameters	Symbol	Min.	Typ.	Max.	Unit	Condition
<b>Frequency Coverage</b>						
<b>Nominal Output Frequency Range</b>	F_nom	1	–	60	MHz	Contact SiTime for higher frequency options
<b>Temperature Range</b>						
<b>Operating Temperature Range</b>	T_oper	-20	–	+70	°C	Commercial, ambient temperature
		-40	–	+85	°C	Industrial, ambient temperature
		-40	–	+95	°C	Expanded industrial, ambient temperature
<b>Frequency Stability</b>						
<b>Frequency Stability over Temperature</b>	F_stab	-5	–	+5	ppb	0.5°C/min temperature ramp rate, over operating temperature range (T_oper); referenced to (max frequency + min frequency)/2 over the temperature range.
<b>Initial Tolerance</b>	F_init	–	–	±0.1	ppm	Initial frequency at 25°C at 48 hours after 2 reflows. Contact SiTime for lower initial tolerance options.
<b>Supply Voltage Sensitivity</b>	F_Vdd	–	±0.3	±0.4	ppb	Over operating temperature range (T_oper); Vdd ±5%
<b>Output Load Sensitivity</b>	F_load	–	±0.1	±0.2	ppb	Over operating temperature (T_oper); LVCMOS output, 15 pF ±10%. Clipped sinewave, 10 kΩ    10 pF ±10%
<b>Frequency vs. Temperature Slope</b>	ΔF/ΔT	–	±0.16	±0.3	ppb/°C	0.5°C/min temperature ramp rate, over operating temperature (T_oper)
<b>Dynamic Frequency Change during Temperature Ramp</b>	F_dynamic	–	±0.001	±0.003	ppb/s	0.5°C/min temperature ramp rate, over operating temperature (T_oper)
<b>Hysteresis Over Temperature</b> Contact SiTime for lower hysteresis	F_hys	–	±0.8	±2	ppb	0.5°C/min ramp rate, defined as ±ΔF/2, over operating temperature (T_oper)
<b>One-Day Aging</b>	F_1d	–	±0.2	±0.4	ppb	At 85°C, after 30-days of continued operation. Aging is measured with respect to day 31
<b>One-Year Aging</b>	F_1y	–	±60	±80	ppb	At 85°C, after 2-days of continued operation. Aging is measured with respect to day 3. Contact SiTime for aging optimized devices.
<b>20-Year Aging</b>	F_20y	–	±120	±150	ppb	
<b>20-Year Total Stability</b>	F_tot_20y	-4.6		4.6	ppm	Complies with Stratum 3E per GR-1244-CORE. Actual performance is better
<b>Allan deviation</b>	ADEV	–	1.5e-11	–	–	10 second averaging time <sup>[5]</sup>
<b>LVCMOS Output Characteristics</b>						
<b>Duty Cycle</b>	DC	45	–	55	%	
<b>Rise/Fall Time</b>	Tr, Tf	0.8	1.2	1.9	ns	10% - 90% Vdd
<b>Output Voltage High</b>	VOH	90%	–	–	Vdd	IOH = +3 mA
<b>Output Voltage Low</b>	VOL	–	–	10%	Vdd	IOL = -3 mA
<b>Output Impedance</b>	Z_out_c	13	19	31	Ohms	Impedance looking into output buffer, all voltages
<b>Clipped Sinewave Output Characteristics</b>						
<b>Output Voltage Swing</b>	V_out	0.8	–	1.2	V	Clipped sinewave output, 10 kΩ    10 pF ±10%
<b>Rise/Fall Time</b>	Tr, Tf	–	3.5	4.6	ns	20% - 80% Vdd, F_nom = 19.2 MHz
<b>Start-up Characteristics</b>						
<b>Start-up Time</b>	T_start	–	2.5	3.5	ms	Time to first pulse, measured from the time Vdd reaches 90% of its final value. Vdd ramp time is 500 μs, 0 V to Vdd
<b>Output Enable Time</b>	T_oe	–	–	680	ns	F_nom = 10 MHz. See <a href="#">Timing Diagrams</a> section below
<b>Time to Rated Frequency Stability</b>	T_stability	–	0.2	1.6	s	Time to first accurate pulse within rated stability, measured from the time Vdd reaches 100% of its final value. Vdd ramp time = 500 μs

**Note:**

5. Measured 2 hours after startup in a temperature chamber with a constant temperature in still air.

**Table 2. DC Characteristics**

Parameters	Symbol	Min.	Typ.	Max.	Unit	Condition
<b>Supply Voltage</b>						
<b>Supply Voltage</b>	Vdd	2.25	2.5	2.75	V	Contact SiTime for 2.25 V to 3.63 V continuous supply voltage support
		2.52	2.8	3.08	V	
		2.7	3.0	3.3	V	
		2.97	3.3	3.63	V	
<b>Supply Voltage Ramp Time<sup>[6]</sup></b>	Vdd_rt	500	–	–	μs	Measured from power up to 100% of Vdd
<b>Current Consumption</b>						
<b>Current Consumption</b>	Idd	–	44	53	mA	F_nom = 19.2 MHz, No Load
<b>OE Disable Current</b>	I_oe	–	43	51	mA	OE = GND, output weakly pulled down

**Table 3. Input Characteristics**

Parameters	Symbol	Min.	Typ.	Max.	Unit	Condition
<b>Input Characteristics – OE Pin</b>						
<b>Input Impedance</b>	Z_in	75	–	–	kΩ	Internal pull up to Vdd
<b>Input High Voltage</b>	VIH	70%	–	–	Vdd	
<b>Input Low Voltage</b>	VIL	–	–	30%	Vdd	
<b>Frequency Tuning Range – I<sup>2</sup>C mode</b>						
<b>Pull Range</b>	PR	±6.25 ±10 ±12.5 ±25 ±50 ±80 ±100 ±125 ±150 ±200 ±400 ±600 ±800 ±1200 ±1600 ±3200	–	–	ppm	Digitally controlled mode
<b>Absolute Pull Range<sup>[7]</sup></b>	APR	±5.68	–	–	ppm	Over operating temperature range (T <sub>rated</sub> ); Digitally controlled mode for PR = ±6.25 ppm
<b>I<sup>2</sup>C Interface Characteristics, 200 Ohm, 550 pF (Max I<sup>2</sup>C Bus Load)</b>						
<b>Bus Speed</b>	F_I2C	≤ 400			kHz	-40 to 95°C
		≤ 1000			kHz	-40 to 85°C
<b>Input Voltage Low</b>	VIL_I2C	–	–	30%	Vdd	Digitally controlled mode
<b>Input Voltage High</b>	VIH_I2C	70%	–	–	Vdd	Digitally controlled mode
<b>Output Voltage Low</b>	VOL_I2C	–	–	0.4	V	Digitally controlled mode
<b>Input Leakage current</b>	I <sub>L</sub>	0.5	–	24	μA	0.1 V <sub>DD</sub> < V <sub>OUT</sub> < 0.9 V <sub>DD</sub> . Includes typical leakage current from 200 kΩ pull resistor to VDD. Digitally controlled mode
<b>Input Capacitance</b>	C <sub>IN</sub>	–	–	5	pF	Digitally controlled mode

**Note:**

6. SiT5503 requires a minimum supply voltage ramp time of 500 μs.
7. APR = PR – initial tolerance – 20-year aging – frequency stability over temperature.

**Table 4. Phase Noise**

Parameters	Symbol	Min.	Typ.	Max.	Unit	Condition
<b>Phase Noise</b>						
1 Hz offset		–	-80	-77	dBc/Hz	F_Nom = 10 MHz. Fixed frequency and digitally controlled modes (all pull ranges).
10 Hz offset		–	-109	-106	dBc/Hz	
100 Hz offset		–	-130	-124	dBc/Hz	
1 kHz offset		–	-145	-140	dBc/Hz	
10 kHz offset		–	-148	-146	dBc/Hz	
100 kHz offset		–	-148	-146	dBc/Hz	
1 MHz offset		–	-163	-160	dBc/Hz	
5 MHz offset		–	-165	-160	dBc/Hz	
Spurious		–	–	-95	dBc/Hz	

**Table 5. Absolute Maximum Limits**

Attempted operation outside the absolute maximum ratings may cause permanent damage to the part. Actual performance of the IC is only guaranteed within the operational specifications, not at absolute maximum ratings.

Parameter	Test Conditions	Value	Unit
Storage Temperature		-65 to 125	°C
Continuous Power Supply Voltage Range (Vdd)		-0.5 to 4	V
Human Body Model (HBM) ESD Protection	JESD22-A114	2000	V
Soldering Temperature (follow standard Pb-free soldering guidelines)		260	°C
Junction Temperature <sup>[8]</sup>		130	°C
Input Voltage, Maximum	Any input pin	Vdd + 0.3	V
Input Voltage, Minimum	Any input pin	-0.3	V

**Table 6. Thermal Considerations<sup>[8]</sup>**

Package	$\theta_{JA}$ (°C/W)	$\Psi_{JT}$ (°C/W)	$\theta_{JB}$ (°C/W)	$\theta_{JC}$ , Top (°C/W)
Ceramic 7.0 mm x 5.0 mm	60.2	16.6	15.4	24.8

**Note:**

8.  $\theta_{JA}$ ,  $\Psi_{JT}$ ,  $\theta_{JB}$ , and  $\theta_{JC}$  are provided according to JEDEC 51-2 and 51-3 with a 25°C ambient and 150 mW power consumption.  $\theta_{JB}$  and  $\theta_{JC}$  values apply for a two resistor model of the part in which heat flows from the junction to a heat sink through either the top of the case ( $\theta_{JC}$ , Top) or the PCB ( $\theta_{JB}$ ). For a one resistor model  $\theta_{JB}$  is representative.  $\theta_{JA}$  is the thermal resistance to ambient on a JEDEC PCB - it is a highly conservative estimate of the thermal resistance to ambient for these parts, since the JEDEC board does not have vias to PCB planes in the vicinity of the part.  $\Psi_{JT}$  can be used to estimate the junction temperature from measurements of the temperature at the top of the part, as described in JEDEC 51-2.

**Table 7. Environmental Compliance**

Max Operating Temperature (ambient)	Maximum Operating Junction Temperature
70°C	79°C
85°C	94°C
95°C	104°C

**Note:**

9. Datasheet specifications are not guaranteed if junction temperature exceeds the maximum operating junction temperature.

**Table 8. Environmental Compliance**


Parameter	Test Conditions	Value	Unit
Mechanical Shock Resistance	MIL-STD-883F, Method 2002	20000	g
Mechanical Vibration Resistance	MIL-STD-883F, Method 2007	70	g
Temperature Cycle	JESD22, Method A104	–	–
Solderability	MIL-STD-883F, Method 2003	–	–
Moisture Sensitivity Level	MSL1 @260°C	–	–

## Device Configurations and Pin-outs


**Table 9. Device Configurations**

Configuration	I <sup>2</sup> C Programmable Parameters
Fixed Frequency	–
Digitally Controlled	Frequency Pull Range, Frequency Pull Value, Output Enable control

### Pin-out Top Views



**Figure 3. Fixed Frequency Device**



**Figure 4. Digitally Controlled Device**

**Table 10. Pin Description**

Pin	Symbol	I/O	Internal Pull-up/Pull Down Resistor	Function
1	OE / NC <sup>[12]</sup>	OE – Input	100 kΩ Pull-Up	H <sup>[10]</sup> : specified frequency output L: output is high impedance. Only output driver is disabled
		NC – No Connect	–	H or L or Open: No effect on output frequency or other device functions
2	SDA / NC <sup>[12]</sup>	SDA – Input/Output	200 kΩ Pull Up	I <sup>2</sup> C Serial Data
		NC – No Connect	–	H or L or Open: No effect on output frequency or other device functions
3	SCL / NC <sup>[12]</sup>	SCL – Input	200 kΩ Pull-Up	I <sup>2</sup> C serial clock input
		No Connect	–	H or L or Open: No effect on output frequency or other device functions
4	NC <sup>[11]</sup>	No Connect	–	H or L or Open: No effect on output frequency or other device functions
5	GND	Power	–	Connect to ground
6	CLK	Output	–	LVCMOS, or clipped sinewave oscillator output
7	A0/NC <sup>[12]</sup>	A0 – Input	100 kΩ Pull-Up	For DCTCXO ordering code “G” only: I <sup>2</sup> C Address Select, Least Significant Bit (LSB) <u>A1 A0 I<sup>2</sup>C Address</u> 0 0 1100000 0 1 1100010 1 0 1101000 1 1 1101010 (Default)
8	A1/NC <sup>[12]</sup>	A1 – Input	100 kΩ Pull-Up	–
9	NC <sup>[12]</sup>	No Connect	–	H or L or Open: No effect on output frequency or other device functions
10	VDD	Power	–	Connect to power supply <sup>[11]</sup>

#### Notes:

10. In OE mode for noisy environments, a pull-up resistor of 10 kΩ or less is recommended if pin 1 is not externally driven. If pin 1 needs to be left floating, use the NC option.
11. A 0.1 µF capacitor in parallel with a 10 µF capacitor are required between VDD and GND. The 0.1 µF capacitor is recommended to place close to the device, and place the 10 µF capacitor less than 2 inches away.
12. All NC pins can be left floating and do not need to be soldered down.

## Waveforms




Figure 5. LVC MOS Waveform Diagram<sup>[13]</sup>





Figure 6. Clipped Sinewave Waveform Diagram<sup>[13]</sup>

**Note:**


13. Duty Cycle is computed as Duty Cycle = TH/Period.

## Timing Diagrams



$T_{start}$ : Time to start from power-off

Figure 7. Startup Timing



$T_{oe}$ : Time to re-enable the clock output

Figure 8. OE Enable Timing (OE Mode Only)

## Stability Diagrams




Figure 9. Illustration of hysteresis, where  $\Delta F$  is max frequency difference between up and down cycles across temperature

## Typical Performance Plots




Figure 10. Frequency Stability




Figure 11. dF/dT




Figure 12. TDEV – Loop Bandwidth 3 Hz




Figure 13. TDEV – Loop Bandwidth 0.1 Hz




Figure 14. MTIE – Loop Bandwidth 3 Hz




Figure 15. MTIE – Loop Bandwidth 0.1 Hz




Figure 16. ADEV – Still Air




Figure 17. ADEV – Breezy Air

## Typical Performance Plots (continued)




Figure 18. Daily Aging Rate After 30 Days




Figure 19. Frequency Drift




Figure 20. Duty Cycle (LVC MOS)




Figure 21. Rise Time (LVC MOS)




Figure 22. IDD TCXO (LVC MOS)




Figure 23. IDD DCTCXO (LVC MOS)

## Typical Performance Plots (continued)




Figure 24. DCTCXO frequency pull characteristic




Figure 25. Rise Time (Clipped Sinewave)




Figure 26. IDD TCXO (Clipped Sinewave)




Figure 27. IDD DCTCXO (Clipped Sinewave)




Figure 28. Duty Cycle (Clipped Sinewave)

## Architecture Overview

Based on SiTime's innovative Elite Platform®, the SiT5503 delivers exceptional dynamic performance, i.e. resilience to environmental stressors such as shock, vibration, and fast temperature transients. Underpinning the Elite platform are SiTime's unique DualMEMS® temperature sensing architecture and TurboCompensation™ technologies.

DualMEMS is a noiseless temperature compensation scheme. It consists of two MEMS resonators fabricated on the same die substrate. The TempFlat® MEMS resonator is designed with a flat frequency characteristic over temperature whereas the temperature sensing resonator is by design sensitive to temperature changes. The ratio of frequencies between these two resonators provides an accurate reading of the resonator temperature with 20  $\mu$ K resolution.

By placing the two MEMS resonators on the same die, this temperature sensing scheme eliminates any thermal lag and gradients between resonator and temperature sensor, thereby overcoming an inherent weakness of legacy quartz TCXOs.

The DualMEMS temperature sensor drives a state-of-the-art CMOS temperature compensation circuit. The TurboCompensation design, with >100 Hz compensation bandwidth, achieves a dynamic frequency stability that is far superior to any quartz TCXO. The digital temperature compensation enables additional optimization of frequency stability and frequency slope over temperature within any chosen temperature range for a given system design.

The Elite platform also incorporates a high resolution, low noise frequency synthesizer along with the industry standard I<sup>2</sup>C bus. This unique combination enables system designers to digitally control the output frequency in steps as low as 5 ppt and over a wide range up to  $\pm$ 3200 ppm.

For more information regarding the Elite platform and its benefits please visit:

- [SiTime's breakthroughs](#) section
- TechPaper: [DualMEMS Temperature Sensing Technology](#)
- TechPaper: [DualMEMS Resonator TDC](#)

## Functional Overview

The SiT5503 is designed for maximum flexibility with an array of factory programmable options, enabling system designers to configure this precision device for optimal performance in a given application.

### Output Frequency and Format

The SiT5503 can be factory programmed for an output frequency without sacrificing lead time or incurring an upfront customization cost typically associated with custom-frequency quartz TCXOs.

The device supports both LVCMOS and clipped sinewave output. Ordering codes for the output format are shown below:

**Table 11. Output Formats vs. Ordering Codes**

Output Format	Ordering Code
LVCMOS	"_"
Clipped Sinewave	"C"

### Output Frequency Tuning

In addition to the non-pullable TCXO, the SiT5503 can also support output frequency tuning through an I<sup>2</sup>C interface (DCTCXO). The I<sup>2</sup>C interface enables 16 factory programmed pull-range options from  $\pm$ 6.25 ppm to  $\pm$ 3200 ppm. The pull range can also be reprogrammed via I<sup>2</sup>C to any supported pull-range value. Refer to [Device Configuration](#) section for details.

### Pin 1 Configuration (OE or NC)

Pin 1 of the SiT5503 can be factory programmed to support two modes: Output Enable (OE) or No Connect (NC).

**Table 12. Pin Configuration Options**

Pin 1 Configuration	Operating Mode	Output
OE	TCXO/DCTCXO	Active or High-Z
NC	TCXO/DCTCXO	Active


When pin 1 is configured as OE pin, the device output is guaranteed to operate in one of the following two states:

- Clock output with the frequency specified in the part number when Pin 1 is pulled to logic high
- Hi-Z mode with weak pull down when pin 1 is pulled to logic low.

When pin 1 is configured as NC, the device is guaranteed to output the frequency specified in the part number at all times, regardless of the logic level on pin 1.

### Device Configurations

The SiT5503 supports 2 device configurations – TCXO and DCTCXO. The TCXO option is directly compatible with the quartz TCXO. The DCTCXO configuration provides performance enhancement by eliminating VCTCXO's sensitivity to control voltage noise with an I<sup>2</sup>C digital interface for frequency tuning.



**Figure 29. Block Diagram – TCXO**


### TCXO Configuration

The TCXO configuration generates a fixed frequency output, as shown in Figure 29. The frequency is specified by the user in the frequency field of the device ordering code and then factory programmed. Other factory programmable options include supply voltage, output types (LVCMOS or clipped sinewave), and pin 1 functionality (OE or NC).

Refer to the [Ordering Information](#) section at the end of the datasheet for a list of all ordering options.

## Dimensions and Patterns

**Package Size – Dimensions (Unit: mm)**



	SYMBOL	MIN	NOM	MAX
TOTAL THICKNESS	A			2.2000
CERAMIC THICKNESS	A1		1.85	ref
LID THICKNESS	A2		0.100	ref
BODY SIZE	X	D	7	BSC
	Y	E	5	BSC
LEAD WIDTH	W	0.550	0.600	0.650
	W1	0.750	0.800	0.850
LEAD LENGTH	L	1.050	1.100	1.150
LEAD PITCH	e		1.27	BSC
	e1		2.54	BSC
PACKAGE EDGE TOLERANCE	aaa		0.150	
COPLANARITY	ccc		0.080	
NOTE				
1. ALL DIMENSION IN MM				



PKG INFO	DRAWING NO.
10L CQFN	POD-086-CQFN-010-X7050
7.000x5.00X2.2 mm	REV
	SHEET
DATE	6/30/2021
	A00
	01

**Recommended Land Pattern (Unit: mm)**

Note : All units in mm.

 <b>SiTime</b> DATE 07/10/2023	<b>PKG INFO</b> 10L CQFN 5.000x7.000 mm	<b>SPL DRAWING NO.</b> SPL-086-CQFN-010-C07050 <b>REV</b> <b> SHEET</b> 02      01	
--	---	---	--

**Table 13. Additional Information**

Document	Description	Download Link
<b>ECCN #: EAR99</b>	Five character designation used on the commerce Control List (CCL) to identify dual use items for export control purposes.	—
<b>HTS Classification Code: 8542.39.0000</b>	A Harmonized Tariff Schedule (HTS) code developed by the World Customs Organization to classify/define internationally traded goods.	—
<b>Evaluation Boards</b>	SiT6723EB Evaluation Board User Manual	<a href="#">Contact SiTime</a>
<b>Demo Board</b>	SiT6702DM Demo Board User Manual	<a href="#">Contact SiTime</a>
<b>Time Machine II</b>	MEMS oscillator programmer	<a href="http://www.sitime.com/support/time-machine-oscillator-programmer">http://www.sitime.com/support/time-machine-oscillator-programmer</a>
<b>Time Master Web-based Configurator</b>	Web tool to establish proper programming	<a href="https://www.sitime.com/time-master-web-based-configurator">https://www.sitime.com/time-master-web-based-configurator</a>
<b>Manufacturing Notes</b>	Tape & Reel dimension, reflow profile and other manufacturing related info	<a href="https://www.sitime.com/api/gated/Manufacturing-Notes-for-SiTime-Products.pdf">https://www.sitime.com/api/gated/Manufacturing-Notes-for-SiTime-Products.pdf</a>
<b>Qualification Reports</b>	RoHS report, reliability reports, composition reports	—
<b>Performance Reports</b>	Additional performance data such as phase noise, current consumption and jitter for selected frequencies	<a href="#">Contact SiTime</a>
<b>Termination Techniques</b>	Termination design recommendations	<a href="http://www.sitime.com/support/application-notes">http://www.sitime.com/support/application-notes</a>
<b>Layout Techniques</b>	Layout recommendations	<a href="http://www.sitime.com/support/application-notes">http://www.sitime.com/support/application-notes</a>

## Revision History

**Table 14. Revision History**

Version	Release Date	Change Summary
0.5	22-Sep-2022	First release, preliminary information
0.51	3-Nov-2022	Resolved typographical error in the condition for the F_I2C specification
0.52	15-Feb-2023	Added "F" packaging option and associated note 3 Revised various frequency output characteristics based on characterization Revised minimum Vdd_rt specification to 500 µs Revised phase noise specification based on characterization Updated revision of recommended land pattern. Dimensions not changed.
0.53	17-Apr-2023	Updated Initial Tolerance maximum limit Updated Output Impedance minimum and maximum limit Updated Time to Rated Frequency Stability typical value Updated Phase Noise maximum limit Added additional performance plots Added additional table 13 for Additional Information Added Architecture Overview
1.0	28-Feb-2024	Production release Updated various frequency stability specifications Updated table 21 in the appendix Updated recommended land pattern

**SiTime Corporation**, 5451 Patrick Henry Drive, Santa Clara, CA 95054, USA | **Phone:** +1-408-328-4400 | **Fax:** +1-408-328-4439

© SiTime Corporation 2021-2024. The information contained herein is subject to change at any time without notice. SiTime assumes no responsibility or liability for any loss, damage or defect of a Product which is caused in whole or in part by (i) use of any circuitry other than circuitry embodied in a SiTime product, (ii) misuse or abuse including static discharge, neglect or accident, (iii) unauthorized modification or repairs which have been soldered or altered during assembly and are not capable of being tested by SiTime under its normal test conditions, or (iv) improper installation, storage, handling, warehousing or transportation, or (v) being subjected to unusual physical, thermal, or electrical stress.

**Disclaimer:** SiTime makes no warranty of any kind, express or implied, with regard to this material, and specifically disclaims any and all express or implied warranties, either in fact or by operation of law, statutory or otherwise, including the implied warranties of merchantability and fitness for use or a particular purpose, and any implied warranty arising from course of dealing or usage of trade, as well as any common-law duties relating to accuracy or lack of negligence, with respect to this material, any SiTime product and any product documentation. Products sold by SiTime are not suitable or intended to be used in a life support application or component, to operate nuclear facilities, or in other applications where human life may be involved or at stake. All sales are made conditioned upon compliance with the critical uses policy set forth below.

### CRITICAL USE EXCLUSION POLICY

BUYER AGREES NOT TO USE SITIME'S PRODUCTS FOR ANY APPLICATION OR IN ANY COMPONENTS USED IN LIFE SUPPORT DEVICES OR TO OPERATE NUCLEAR FACILITIES OR FOR USE IN OTHER APPLICATIONS OR COMPONENTS WHERE HUMAN LIFE OR PROPERTY MAY BE AT STAKE.

SiTime owns all rights, title and interest to the intellectual property related to SiTime's products, including any software, firmware, copyright, patent, or trademark. The sale of SiTime products does not convey or imply any license under patent or other rights. SiTime retains the copyright and trademark rights in all documents, catalogs and plans supplied pursuant to or ancillary to the sale of products or services by SiTime. Unless otherwise agreed to in writing by SiTime, any reproduction, modification, translation, compilation, or representation of this material shall be strictly prohibited.

# Appendix

## DCTCXO Device Configuration


The SiT5503 offers digital control of the output frequency, as shown in [Figure 30](#). The output frequency is controlled by writing frequency control words over the I<sup>2</sup>C interface.

There are several advantages of DCTCXOs relative to VCTCXOs:

- 1) Frequency control resolution as low as 5 ppt. This high resolution minimizes accumulated time error in synchronization applications.
- 1) Lower system cost – A VCTCXO may need a Digital to Analog Converter (DAC) to drive the control voltage input. In a DCTCXO, the frequency control is achieved digitally by register writes to the control registers via I<sup>2</sup>C, thereby eliminating the need for a DAC.
- 2) Better noise immunity – The analog signal used to drive the voltage control pin of a VCTCXO can be sensitive to noise, and the trace over which the signal is routed can be susceptible to noise coupling from the system. The DCTCXO does not suffer from analog noise coupling since the frequency control is performed digitally through I<sup>2</sup>C.

- 3) No frequency-pull non-linearity – The frequency pulling is achieved via fractional feedback divider of the PLL, eliminating any pull non-linearity concerns typical of quartz-based VCTCXOs. This improves dynamic performance in closed-loop applications.
- 4) Programmable wide pull range – The DCTCXO pulling mechanism is via the fractional feedback divider and is therefore not constrained by resonator pullability as in quartz-based solutions. The SiT5503 offers 16 frequency pull-range options from  $\pm 6.25$  ppm to  $\pm 3200$  ppm, providing system designers great flexibility.

Refer to [DCTCXO-Specific Design Considerations](#) for more information on critical DCTCXO parameters including pull range, absolute pull range, frequency output, and I<sup>2</sup>C control registers.



**Figure 30. Block Diagram**

## DCTCXO-Specific Design Considerations

### Pull Range and Absolute Pull Range

Table 15 below shows the pull range and corresponding APR values for each of the frequency vs. temperature ordering options.

**Table 15. APR Options<sup>[14]</sup>**

Pull Range Ordering Code	Pull Range ppm	APR ppm ±5 ppb option
T	±6.25	±5.84
R	±10	±9.59
Q	±12.5	±12.09
M	±25	±24.59
B	±50	±49.59
C	±80	±79.59
E	±100	±99.59
F	±125	±124.59
G	±150	±149.59
H	±200	±199.59
X	±400	±399.59
L	±600	±599.59
Y	±800	±799.59
S	±1200	±1199.59
Z	±1600	±1599.59
U	±3200	±3199.59

**Notes:**

- APR includes initial tolerance, frequency stability vs. temperature, and the indicated 20-year aging.

## Output Frequency

The device powers up at the nominal operating frequency and pull range specified by the ordering code. After power-up both pull range and output frequency can be controlled via I<sup>2</sup>C writes to the respective control registers. The maximum output frequency change is constrained by the pull range limits.

The pull range is specified by the value loaded in the digital pull-range control register. The 16 pull range choices are specified in the control register and range from  $\pm 6.25$  ppm to  $\pm 3200$  ppm.

Table 16 below shows the frequency resolution versus pull range programmed value

**Table 16. Frequency Resolution versus Pull Range**

Programmed Pull Range	Frequency Resolution
$\pm 6.25$ ppm	$5 \times 10^{-12}$
$\pm 10$ ppm	$5 \times 10^{-12}$
$\pm 12.5$ ppm	$5 \times 10^{-12}$
$\pm 25$ ppm	$5 \times 10^{-12}$
$\pm 50$ ppm	$5 \times 10^{-12}$
$\pm 80$ ppm	$5 \times 10^{-12}$
$\pm 100$ ppm	$5 \times 10^{-12}$
$\pm 120$ ppm	$5 \times 10^{-12}$
$\pm 150$ ppm	$5 \times 10^{-12}$
$\pm 200$ ppm	$5 \times 10^{-12}$
$\pm 400$ ppm	$1 \times 10^{-11}$
$\pm 600$ ppm	$1.4 \times 10^{-11}$
$\pm 800$ ppm	$2.1 \times 10^{-11}$
$\pm 1200$ ppm	$3.2 \times 10^{-11}$
$\pm 1600$ ppm	$4.7 \times 10^{-11}$
$\pm 3200$ ppm	$9.4 \times 10^{-11}$

The ppm frequency offset is specified by the 26 bit DCXO frequency control register in two's complement format as described in the I<sup>2</sup>C Register Descriptions. The power up default value is 000000000000000000000000000000b which sets the output frequency at its nominal value (0 ppm). To change the output frequency, a frequency control word is written to 0x00[15:0] (Least Significant Word) and 0x01[9:0] (Most Significant Word). The LSW value should be written first followed by the MSW value; the frequency change is initiated after the MSW value is written.

Bits	25:24	23:20	19:16	15:12	11:8	7:4	3:0
Value (Hex)	01	1111	1111	1111	1111	1111	1111
Dec. Value	$2^{25} - 1 = 33,554,431$						

Bits	25:24	23:20	19:16	15:12	11:8	7:4	3:0
Value (Hex)	00	0000	0000	0000	0000	0000	0000
Dec. Value	0						

Bits	25:24	23:20	19:16	15:12	11:8	7:4	3:0
Value (Hex)	10	0000	0000	0000	0000	0000	0000
Dec. Value	$-(2^{25}) = -33,554,432$						




Figure 31. Pull Range and Frequency Control Word

Figure 31 shows how the two's complement signed value of the frequency control word sets the output frequency within the ppm pull range set by 0x02[3:0]. This example shows use of the  $\pm 200$  ppm pull range. Therefore, to set the desired output frequency, one just needs to calculate the fraction of full scale value ppm, convert to two's complement binary, and then write these values to the frequency control registers.

The following formula generates the control word value:

**Control word value = RND( $(2^{25}-1) \times \text{ppm shift from nominal/pull range}$ )**, where RND is the rounding function which rounds the number to the nearest whole number. Two examples follow, assuming a  $\pm 200$  ppm pull range:

#### Example 1:

- Default Output Frequency = 19.2 MHz
- Desired Output Frequency = 19.201728 MHz (+90 ppm)

$2^{25}-1$  corresponds to +200 ppm, and the fractional value required for +90 ppm can be calculated as follows.

$$90 \text{ ppm} / 200 \text{ ppm} \times (2^{25}-1) = 15,099,493.95.$$

Rounding to the nearest whole number yields 15,099,494 and converting to two's complement gives a binary value of 111001100110011001100110, or E66666 in hex.

#### Example 2:

- Default Output Frequency = 10 MHz
- Desired Output Frequency = 9.9995 MHz (-50 ppm)

Following the formula shown above,

$$(-50 \text{ ppm} / 200 \text{ ppm}) \times (2^{25}) = -8,388,608.$$

Converting this to two's complement binary results in 11100000000000000000000000000000, or 3800000 in hex.

To summarize, the procedure for calculating the frequency control word associated with a given ppm offset is as follows:

- Calculate the fraction of the half-pull range needed. For example, if the total pull range is set for  $\pm 100$  ppm and a +20 ppm shift from the nominal frequency is needed, this fraction is  $20 \text{ ppm} / 100 \text{ ppm} = 0.2$
- Multiply this fraction by the full-half scale word value,  $2^{25}-1 = 33,554,431$ , round to the nearest whole number, and convert the result to two's complement binary. Following the +20 ppm example, this value is  $0.2 \times 33,554,431 = 6,710,886.2$  and rounded to 6,710,886.
- Write the two's complement binary value starting with the Least Significant Word (LSW) 0x00[16:0], followed by the Most Significant Word (MSW), 0x01[9:0]. If the user desires that the output remains enabled while changing the frequency, a 1 must also be written to the OE control bit 0x01[10] if the device has software OE Control Enabled.

It is important to note that the maximum Digital Control update rate is 38 kHz regardless of I<sup>2</sup>C bus speed.

## I<sup>2</sup>C Control Registers

The SiT5503 enables control of frequency pull range, frequency pull value, and Output Enable via I<sup>2</sup>C writes to the control registers. Table 17 below shows the register map summary, and detailed register descriptions follow.

**Table 17. Register Map Summary**

Address	Bits	Access	Description
0x00	[15:0]	RW	DIGITAL FREQUENCY CONTROL LEAST SIGNIFICANT WORD (LSW)
0x01	[15:11]	R	NOT USED
	[10]	RW	OE Control. This bit is only active if the output enable function is under software control. If the device is configured for hardware control using the OE pin, writing to this bit has no effect.
	[9:0]	RW	DIGITAL FREQUENCY CONTROL MOST SIGNIFICANT WORD (MSW)
0x02	[15:4]	R	NOT USED
	[3:0]	RW	DIGITAL PULL RANGE CONTROL

## Register Descriptions

### Register Address: 0x00. Digital Frequency Control Least Significant Word (LSW)

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Access	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW
Default	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Name	DIGITAL FREQUENCY CONTROL LEAST SIGNIFICANT WORD (LSW)[15:0]															

Bits	Name	Access	Description
15:0	DIGITAL FREQUENCY CONTROL LEAST SIGNIFICANT WORD	RW	<p>Bits [15:0] are the lower 16 bits of the 26 bit FrequencyControlWord and are the Least Significant Word (LSW). The upper 10 bits are in register 0x01[9:0] and are the Most Significant Word (MSW). The lower 16 bits together with the upper 10 bits specify a 26-bit frequency control word.</p> <p>This power-up default values of all 26 bits are 0 which sets the output frequency at its nominal value. After power-up, the system can write to these two registers to pull the frequency across the pull range. The register values are two's complement to support positive and negative control values. The LSW value should be written before the MSW value because the frequency change is initiated when the new values are loaded into the MSW. More details and examples are discussed in the previous section.</p>

## Register Address: 0x01. OE Control, Digital Frequency Control Most Significant Word (MSW)

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Access	R	R	R	R	R	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW
Default	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Name	NOT USED				OE	DCXO FREQUENCY CONTROL[9:0] MSW										

Bits	Name	Access	Description
15:11	NOT USED	R	Bits [15:10] are read only and return all 0's when read. Writing to these bits has no effect.
10	OE Control	RW	<p>Output Enable Software Control. Allows the user to enable and disable the output driver via I<sup>2</sup>C.</p> <p>0 = Output Disabled (Default) 1 = Output Enabled</p> <p>This bit is only active if the Output Enable function is under software control. If the device is configured for hardware control using the OE pin, writing to this bit has no effect.</p>
9:0	DIGITAL FREQUENCY CONTROL MOST SIGNIFICANT WORD (MSW)	RW	<p>Bits [9:0] are the upper 10 bits of the 26 bit FrequencyControlWord and are the Most Significant Word (MSW). The lower 16 bits are in register 0x00[15:0] and are the Least Significant Word (LSW). These lower 16 bits together with the upper 10 bits specify a 26-bit frequency control word.</p> <p>This power-up default values of all 26 bits are 0 which sets the output frequency at its nominal value. After power-up, the system can write to these two registers to pull the frequency across the pull range. The register values are two's complement to support positive and negative control values. The LSW value should be written before the MSW value because the frequency change is initiated when the new values are loaded into the MSW. More details and examples are discussed in the previous section.</p>

Register Address: 0x02. DIGITAL PULL RANGE CONTROL<sup>[15]</sup>

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Access	R	R	R	R	R	R	R	R	R	R	R	RW	RW	RW	RW	
Default	0	0	0	0	0	0	0	0	0	0	0	X	X	X	X	
Name	NONE															DIGITAL PULL RANGE CONTROL

## Notes:

15. Default values are factory set but can be over-written after power-up.

Bits	Name	Access	Description
15:4	NONE	R	Bits [15:4] are read only and return all 0's when read. Writing to these bits has no effect.
3:0	DIGITAL PULL RANGE CONTROL	RW	<p>Sets the digital pull range of the DCXO. The table below shows the available pull range values and associated bit settings. The default value is factory programmed.</p> <p><b>Bit</b>  <b>3 2 1 0</b></p> <p>0 0 0 0: ±6.25 ppm      0 0 0 1: ±10 ppm      0 0 1 0: ±12.5 ppm      0 0 1 1: ±25 ppm      0 1 0 0: ±50 ppm      0 1 0 1: ±80 ppm      0 1 1 0: ±100 ppm      0 1 1 1: ±125 ppm      1 0 0 0: ±150 ppm      1 0 0 1: ±200 ppm      1 0 1 0: ±400 ppm      1 0 1 1: ±600 ppm      1 1 0 0: ±800 ppm      1 1 0 1: ±1200 ppm      1 1 1 0: ±1600 ppm      1 1 1 1: ±3200 ppm</p>

### Serial Interface Configuration Description

The SiT5503 includes an I<sup>2</sup>C interface to access registers that control the DCTCXO frequency pull range, and frequency pull value. The SiT5503 I<sup>2</sup>C slave-only interface supports clock speeds up to 1 Mbit/s. The SiT5503 I<sup>2</sup>C module is based on the I<sup>2</sup>C specification, UM1024 (Rev.6 April 4, 2014 of NXP Semiconductor).

### Serial Signal Format

The SDA line must be stable during the high period of the SCL. SDA transitions are allowed only during SCL low level for data communication. Only one transition is allowed during the low SCL state to communicate one bit of data. Figure 32 shows the detailed timing diagram.

An idle I<sup>2</sup>C bus state occurs when both SCL and SDA are not being driven by any master and are therefore in a logic HI state due to the pull up resistors. Every transaction begins with a START (S) signal and ends with a STOP (P) signal. A START condition is defined by a high to low transition on the SDA while SCL is high. A STOP condition is defined by a low to high transition on the SDA while SCL is high. START and STOP conditions are always generated by the master. This slave module also supports repeated START (Sr) condition which is same as START condition instead of STOP condition (the blue-color line shows repeated START in Figure 33).




Figure 32. Data and clock timing relation in I<sup>2</sup>C bus




Figure 33. START and STOP (or repeated START, blue line) condition

## Parallel Signal Format

Every data byte is 8 bits long. The number of bytes that can be transmitted per transfer is unrestricted. Data is transferred with the MSB (Most Significant Bit) first. The detailed data transfer format is shown in Figure 35 below.

The acknowledge bit must occur after every byte transfer and it allows the receiver to signal the transmitter that the byte was successfully received and another byte may be sent. The acknowledge signal is defined as follows: the transmitter releases the SDA line during the acknowledge clock pulse so the receiver can pull the SDA line low and it remains stable low during the high period of this clock pulse. Setup and hold times must also be taken into account. When SDA remains high during this ninth clock pulse, this is defined as the Not-Acknowledge signal (NACK). The master can then generate either a STOP condition to abort the transfer, or a repeated START condition to start a new transfer. The only condition that leads to the generation of NACK from the SiT5503 is when the transmitted address does not match the slave address. When the master is reading data from the SiT5503, the SiT5503 expects the ACK from the master at the end of received data, so that the slave releases the SDA line and the master can generate the STOP or repeated START. If there is a NACK signal at the end of the data, then the SiT5503 tries to send the next data. If the first bit of the next data is "0", then the SiT5503 holds the SDA line to "0", thereby blocking the master from generating a STOP/(re)START signal.

## Parallel Data Format

This I<sup>2</sup>C slave module supports 7-bit device addressing format. The 8<sup>th</sup> bit is a read/write bit and "1" indicates a read transaction and a "0" indicates a write transaction. The register addresses are 8-bits long with an address range of 0 to 255 (00h to FFh). Auto address incrementing is supported which allows data to be transferred to contiguous addresses without the need to write each address beyond the first address. Since the maximum register address value is 255, the address will roll from 255 back to 0 when auto address incrementing is used. Obviously, auto address incrementing should only be used for writing to contiguous addresses. The data format is 16-bit (two bytes) with the most significant byte being transferred first. For a read operation, the starting register address must be written first. If that is omitted, reading will start from the last address in the auto-increment counter of the device, which has a startup default of 0x00.




Figure 34. Parallel signaling format




Figure 35. Parallel data byte format, write operation





Figure 36. Parallel data byte format, read operation

Figure 37 below shows the I<sup>2</sup>C sequence for writing the 4-byte control word using auto address incrementing.




**Figure 37. Writing the Frequency Control Word**

**Table 18. DCTCXO Delay and Settling Time**

Parameter	Symbol	Minimum	Typical	Maximum	Units	Notes
Frequency Change Delay	$T_{\text{delay}}$	–	103	140	μs	Time from end of 0x01 reg MSW to start of frequency pull, as shown in <a href="#">Figure 37</a>
Frequency Settling Time	$T_{\text{settle}}$	–	16.5	20	μs	Time to settle to 0.5% of frequency offset, as shown in <a href="#">Figure 37</a>

**I<sup>2</sup>C Timing Specification**

The below timing diagram and table illustrate the timing relationships for both master and slave.

Figure 38. I<sup>2</sup>C Timing DiagramTable 19. I<sup>2</sup>C Timing Requirements

Parameter	Speed Mode	Value	Unit
$t_{SETUP}$	FM+ (1 MHz)	> 50	nsec
	FM (400 KHz)	> 100	nsec
	SM (100 KHz)	> 250	nsec
$t_{HOLD}$	FM+ (1 MHz)	> 0	nsec
	FM (400 KHz)	> 0	nsec
	SM (100 KHz)	> 0	nsec
$t_{VDD:AWK}$	FM+	> 450	nsec
	FM (400 KHz)	> 900	nsec
	SM (100 KHz)	> 3450	nsec
$t_{VDD:DAT}$		NA (s-awk + s-data)/(m-awk/s-data)	

**I<sup>2</sup>C Device Address Modes**

There are two I<sup>2</sup>C address modes:

- 1) Factory Programmed Mode. The lower 4 bits of the 7-bit device address are set by ordering code as shown in [Table 20](#) below. There are 16 factory programmed addresses available. In this mode, pin 7 and 8 are NC and the A1/A0 I<sup>2</sup>C address pin control function is not available.
- 2) A1/A0 Pin Control. This mode allows the user to select between two I<sup>2</sup>C Device addresses as shown in [Table 21](#).

**Table 20. Factory Programmed I<sup>2</sup>C Address Control<sup>[16]</sup>**

I <sup>2</sup> C Address Ordering Code	Device I <sup>2</sup> C Address
0	1100000
1	1100001
2	1100010
3	1100011
4	1100100
5	1100101
6	1100110
7	1100111
8	1101000
9	1101001
A	1101010
B	1101011
C	1101100
D	1101101
E	1101110
F	1101111

**Note:**

16. [Table 20](#) is only valid for the DCTCXO device option which supports I<sup>2</sup>C Control.


**Table 21. Pin Selectable I<sup>2</sup>C Address Control<sup>[17]</sup>**

A1 Pin 8	A0 Pin 7	I <sup>2</sup> C Address
0	0	1100000
0	1	1100010
1	0	1101000
1	1	1101010 (Default)

**Note:**

17. [Table 21](#) is only valid for the DCTCXO device option which supports I<sup>2</sup>C control with A0 and A1 Device Address Control Pins.

## Schematic Example



**Figure 39. DCTCXO schematic example**