




ELECTRONICS, INC.
44 FARRAND STREET
BLOOMFIELD, NJ 07003
(973) 748-5089
<http://www.nteinc.com>

NTE2987 Logic Level MOSFET N-Channel, Enhancement Mode High Speed Switch TO220 Type Package

Features:

- Avalanche Rugged Technology
- Logic Level Gate Drive
- $R_{DS(on)} = 0.09\Omega$ Typ. at $V_{GS} = 5V$
- +175°C Operating Temperature
- Fast Switching
- Low Gate Charge
- High Current Capability



Absolute Maximum Ratings:

Drain Current, I_D

Continuous

$T_C = +25^\circ\text{C}$ 20A

$T_C = +100^\circ\text{C}$ 14A

Pulsed (Note 1) 80A

Total Power Dissipation ($T_C = +25^\circ\text{C}$), P_D 105W

Derate Above 25°C $0.7\text{W}/^\circ\text{C}$

Gate-Source Voltage, V_{GS} $\pm 15\text{V}$

Avalanche Current, Repetitive or Non-Repetitive (Note 2), I_{AR} 20A

Single Pulsed Avalanche Energy (Note 3), E_{AS} 120mJ

Repetitive Avalanche Energy (Note 2), E_{AR} 30mJ

Avalanche Current, Repetitive or Non-Repetitive (Note 4), I_{AR} 14A

Drain-Source Voltage ($V_{GS} = 0$), V_{DS} 100V

Drain-Gate Voltage ($R_{GS} = 20\text{k}\Omega$), V_{DGR} 100V

Operating Junction Temperature, T_J +175°C

Storage Temperature Range, T_{stg} -65° to +175°C

Maximum Lead Temperature (During Soldering, 1.6mm from case, 10sec), T_L +300°C

Thermal Resistance:

Maximum Junction-to-Case, R_{thJC} $1.43^\circ\text{C}/\text{W}$

Typical Case-to-Sink (Mounting surface flat, smooth, and greased), R_{thCS} $0.5^\circ\text{C}/\text{W}$

Maximum Junction-to-Ambient (Free Air Operation), R_{thJA} $62.5^\circ\text{C}/\text{W}$

Note 1. Pulse width limited by safe operating area.

Note 2. Pulse width limited by T_J max, Duty Cycle < 1%.

Note 3. $V_{DD} = 25\text{V}$, $I_D = I_{AR}$, Starting $T_J = +175^\circ\text{C}$.

Note 4. $T_C = +100^\circ\text{C}$, Pulse width limited by T_J max, Duty Cycle < 1%.

Rev. 10-13

Electrical Characteristics: ($T_C = +25^{\circ}\text{C}$ unless otherwise specified)

Parameter	Symbol	Test Conditions	Min	Typ	Max	Unit
OFF						
Drain–Source Breakdown Voltage	BV _{DSS}	V _{GS} = 0v, I _D = 250μA	100	–	–	V
Drain–to–Source Leakage Current	I _{DSS}	V _{DS} = 100V, V _{GS} = 0	–	–	1	μA
		V _{DS} = 80V, V _{GS} = 0V, , T _C = +150°C	–	–	10	μA
Gate–Source Leakage Forward	I _{GSS}	V _{GS} = 15V	–	–	100	nA
Gate–Source Leakage Reverse	I _{GSS}	V _{GS} = –15V	–	–	–100	nA
ON (Note 5)						
Gate Threshold Voltage	V _{GS(th)}	V _{DS} = V _{GS} , I _D = 250μA	1.0	1.6	2.5	V
Static Drain–Source ON Resistance	R _{DS(on)}	V _{GS} = 5V, I _D = 10A	–	0.09	0.12	Ω
On–State Drain Current	I _{D(on)}	V _{DS} > I _{D(on)} × R _{DS(on)} max, V _{GS} = 10V	20	–	–	A
Dynamic						
Forward Transconductance	g _{fs}	V _{DS} > I _{D(on)} × R _{DS(on)} max, I _D = 10A, Note 5	10	16	–	mhos
Input Capacitance	C _{iss}	V _{GS} = 0V, V _{DS} = 25V, f = 1MHz	–	1200	1500	pF
Output Capacitance	C _{oss}		–	250	350	pF
Reverse Transfer Capacitance	C _{rss}		–	60	90	pF
Switching						
Total Gate Charge	Q _g	V _{GS} = 5V, I _D = 20A, V _{DD} = 80V	–	22	30	nC
Gate–Source Charge	Q _{gs}		–	6	–	nC
Gate–Drain (“Miller”) Charge	Q _{gd}		–	12	–	nC
Turn–On Delay Time	t _{d(on)}	V _{DD} = 30V, I _D = 10A, R _G = 50Ω, V _{GS} = 5V	–	50	70	ns
Rise Time	t _r		–	140	200	ns
Turn–Off Delay Time	t _{d(off)}	V _{DD} = 80V, I _D = 20A, R _G = 50Ω, V _{GS} = 5V	–	80	110	ns
Fall Time	t _f		–	80	110	ns
Source–Drain Diode Ratings and Characteristics						
Continuous Source Current	I _S	(Body Diode)	–	–	20	A
Pulse Source Current	I _{SM}	(Body Diode) Note 1	–	–	80	A
Diode Forward Voltage	V _{SD}	I _{SD} = 20A, V _{GS} = 0V, Note 5	–	–	1.5	V
Reverse Recovery Time	t _{rr}	T _J = +150°C, V _{DD} = 50V, I _{SD} = 20A, di/dt = 100A/μs	–	130	–	ns
Reverse Recovery Charge	Q _{rr}		–	0.4	–	μC
Reverse Recovery Current	I _{RRM}		–	6	–	A

Note 1. Pulse width limited by safe operating area.

Note 5. Pulse Test: Pulse Width = $300\mu\text{s}$, Duty Cycle = 1.5%.

