

STD1HN60K3, STU1HN60K3

N-channel 600 V, 6.7 Ω typ., 1.2 A SuperMESH3™ Power MOSFET in DPAK and IPAK packages

Datasheet - production data





Figure 1. Internal schematic diagram



Features

Order codes	V _{DS}	R _{DS(on)} max	I _D	P _{TOT}
STD1HN60K3	600 V	8 Ω	1.2 A	27 W
STU1HN60K3	000 V	0 22	1.2 /	21 00

- 100% avalanche tested
- Extremely high dv/dt capability
- Gate charge minimized
- Very low intrinsic capacitance
- Improved diode reverse recovery characteristics
- Zener-protected

Applications

· Switching applications

Description

These SuperMESH3™ Power MOSFETs are the result of improvements applied to STMicroelectronics' SuperMESH™ technology, combined with a new optimized vertical structure. These devices boast an extremely low onresistance, superior dynamic performance and high avalanche capability, rendering them suitable for the most demanding applications.

Table 1. Device summary

Order codes	Marking	Package	Packaging
STD1HN60K3	1HN60K3	DPAK	Tape and reel
STU1HN60K3	HINOOKS	IPAK	Tube

April 2013 DocID024422 Rev 1 1/19

Contents

1	Electrical ratings	3
2	Electrical characteristics	
3	Test circuits	9
4	Package mechanical data	. 10
5	Packaging mechanical data	. 16
6	Revision history	. 18

1 Electrical ratings

Table 2. Absolute maximum ratings

Symbol	Parameter	Value	Unit
V _{DS}	Drain- source voltage	600	V
V _{GS}	Gate- source voltage	± 30	V
I _D	Drain current (continuous) at T _C = 25 °C	1.2 ⁽¹⁾	A
I _D	Drain current (continuous) at T _C = 100 °C	0.76	А
I _{DM} ⁽¹⁾	Drain current (pulsed)	4.8	А
P _{TOT}	Total dissipation at T _C = 25 °C	27	W
I _{AR}	Avalanche current, repetitive or not- repetitive (pulse width limited by T _J max)	1.2	А
E _{AS}	Single pulse avalanche energy (starting $T_J = 25$ °C, $I_D = I_{AR}$, $V_{DD} = 50$ V)	60	mJ
dv/dt ⁽²⁾	Peak diode recovery voltage slope	5	V/ns
TJ	Operating junction temperature	55 to 150	°C
T _{stg}	Storage temperature	-55 to 150	°C

^{1.} Pulse width limited by safe operating area

Table 3. Thermal data

Symbol Parameter		Value		Unit
Cymbol	i diametei	DPAK	IPAK	Ollic
R _{thj-case}	Thermal resistance junction-case max.	4.63		°C/W
R _{thj-amb}	Thermal resistance junction-ambient max		100	°C/W
R _{thj-pcb}	Thermal resistance junction-pcb max.	50		°C/W

^{2.} $I_{SD} \leq 1.2 \text{ A}, \text{ di/dt } \leq 400 \text{ A/µs,V}_{DS} \text{ peak } \leq V_{(BR)DSS}, V_{DD} = 80\% \text{ } V_{(BR)DSS}.$

2 Electrical characteristics

(T_{case} =25 °C unless otherwise specified)

Table 4. On /off states

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V _{(BR)DSS}	Drain-source breakdown voltage	I _D = 1 mA, V _{GS} = 0	600			٧
I _{DSS}	Zero gate voltage drain current (V _{GS} = 0)	V _{DS} = 600 V V _{DS} = 600 V, T _C =125 °C			1 50	μA μA
I _{GSS}	Gate-body leakage current (V _{DS} = 0)	V _{GS} = ± 20 V			±10	μA
V _{GS(th)}	Gate threshold voltage	$V_{DS} = V_{GS}$, $I_D = 50 \mu A$	2	3.75	4.5	V
R _{DS(on)}	Static drain-source on- resistance	$V_{GS} = 10 \text{ V}, I_D = 0.6 \text{ A}$		6.7	8	Ω

Table 5. Dynamic

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
C _{iss}	Input capacitance		-	140	-	pF
C _{oss}	Output capacitance	$V_{DS} = 50 \text{ V, f} = 1 \text{ MHz,}$	-	13	-	pF
C _{rss}	Reverse transfer capacitance	$V_{GS} = 0$	-	2	-	pF
C _{o(tr)} (1)	Equivalent capacitance time related	$V_{DS} = 0$ to 480 V, $V_{GS} = 0$	-	9	-	pF
C _{o(tr)} (2)	Equivalent capacitance energy related	V _{DS} = 0 to 400 v, v _{GS} = 0	-	6	-	pF
Rg	Gate input resistance	f=1 MHz open drain	-	10	-	Ω
Qg	Total gate charge	V _{DD} = 480 V, I _D = 1.2 A,	-	9.5	-	nC
Q_{gs}	Gate-source charge	V _{GS} = 10 V	-	1.5	-	nC
Q_{gd}	Gate-drain charge	(see Figure 16)	-	6.5	-	nC

^{1.} $C_{o(tr)}$ is defined as a constant equivalent capacitance giving the same charging time as C_{oss} when V_{DS} increases from 0 to 80% V_{DS}

47/

^{2.} $C_{o(tr)}$ is defined as a constant equivalent capacitance giving the same charging time as C_{oss} when V_{DS} increases from 0 to 80% V_{DS}

Table 6. Switching times

Symbol	Parameter	Test conditions	Min.	Тур.	Max	Unit
t _{d(on)}	Turn-on delay time		-	7	-	ns
t _r	Rise time	$V_{DD} = 300 \text{ V}, I_D = 0.6 \text{ A},$ $R_G = 4.7 \Omega, V_{GS} = 10 \text{ V}$	-	10	-	ns
t _{d(off)}	Turn-off-delay time	(see Figure 10)	-	23	-	ns
t _f	Fall time		-	31	-	ns

Table 7. Source drain diode

Symbol	Parameter	Test conditions	Min.	Тур.	Max	Unit
I _{SD}	Source-drain current		-		1.2	Α
I _{SDM} ⁽¹⁾	Source-drain current (pulsed)		-		4.8	Α
V _{SD} (2)	Forward on voltage	$I_{SD} = 1.2 \text{ A}, V_{GS} = 0$	-		1.6	V
t _{rr}	Reverse recovery time	I _{SD} = 1.2 A, di/dt = 100 A/μs	-	180		ns
Q _{rr}	Reverse recovery charge	V _{DD} = 60 V	-	500		nC
I _{RRM}	Reverse recovery current	(see Figure 11)	-	5.6		Α
t _{rr}	Reverse recovery time	I _{SD} = 1.2 A, di/dt = 100 A/μs	-	200		ns
Q _{rr}	Reverse recovery charge	V _{DD} = 60 V T _J = 150 °C	-	570		nC
I _{RRM}	Reverse recovery current	(see Figure 11)	-	6		Α

- 1. Pulse width limited by safe operating area
- 2. Pulsed: pulse duration = $300 \mu s$, duty cycle 1.5%

Table 8. Gate-source Zener diode

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V _{(BR)GSO}	Gate-source breakdown voltage	I_{GS} = ± 1 mA, I_{D} =0	30	1	1	V

The built-in back-to-back Zener diodes have been specifically designed to enhance not only the device's ESD capability, but also to make them capable of safely absorbing any voltage transients that may occasionally be applied from gate to source. In this respect, the Zener voltage is appropriate to achieve efficient and cost-effective protection of device integrity. The integrated Zener diodes thus eliminate the need for external components.



2.1 Electrical characteristics (curves)

Figure 2. Safe operating area

10 (A)

10 μs

Figure 3. Thermal impedance




Figure 4. Output characteristics




Figure 5. Transfer characteristics




Figure 6. Normalized B_{VDSS} vs temperature




Figure 7. Static drain-source on-resistance




Figure 8. Gate charge vs gate-source voltage




Figure 9. Capacitance variations





Figure 10. Normalized gate threshold voltage vs temperature

Figure 11. Normalized on-resistance vs temperature







Figure 12. Source-drain diode forward characteristics

Figure 13. Output capacitance stored energy







Figure 14. Maximum avalanche energy vs. starting $T_{\rm J}$



3 Test circuits

Figure 15. Switching times test circuit for resistive load

Figure 16. Gate charge test circuit




Figure 17. Test circuit for inductive load switching and diode recovery times

Figure 18. Unclamped inductive load test circuit





Figure 19. Unclamped inductive waveform

Figure 20. Switching time waveform



4 Package mechanical data

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK[®] packages, depending on their level of environmental compliance. ECOPACK[®] specifications, grade definitions and product status are available at: www.st.com. ECOPACK[®] is an ST trademark.

Table 9. DPAK (TO-252) mechanical data

5		mm	
Dim.	Min.	Тур.	Max.
А	2.20		2.40
A1	0.90		1.10
A2	0.03		0.23
b	0.64		0.90
b4	5.20		5.40
С	0.45		0.60
c2	0.48		0.60
D	6.00		6.20
D1		5.10	
E	6.40		6.60
E1		4.70	
е		2.28	
e1	4.40		4.60
Н	9.35		10.10
L	1.00		1.50
(L1)		2.80	
L2		0.80	
L4	0.60		1.00
R		0.20	
V2	0°		8°

E -THERMAL PAD c2 *L2* D1 **b**(2x) R С SEATING PLANE (L1) *V2* GAUGE PLANE 0,25 0068772_K

Figure 21. DPAK (TO-252) drawing




Figure 22. DPAK footprint (a)

a. All dimensions are in millimeters

Table 10. IPAK (TO-251) mechanical data

DIM	mm.				
DIM	min.	typ.	max.		
А	2.20		2.40		
A1	0.90		1.10		
b	0.64		0.90		
b2			0.95		
b4	5.20		5.40		
B5		0.30			
С	0.45		0.60		
c2	0.48		0.60		
D	6.00		6.20		
E	6.40		6.60		
е		2.28			
e1	4.40		4.60		
Н		16.10			
L	9.00		9.40		
L1	0.80		1.20		
L2		0.80	1.00		
V1		10°			

E-L2 D L1 *b2 (3x)* Н b (3x) V1 -*B5* -e1— 0068771_K

Figure 23. IPAK (TO-251) drawing

5 Packaging mechanical data

Table 11. DPAK (TO-252) tape and reel mechanical data

Таре				Reel		
Dim.	mm		Dim	mm		
Dim. –	Min.	Max.	Dim.	Min.	Max.	
A0	6.8	7	А		330	
В0	10.4	10.6	В	1.5		
B1		12.1	С	12.8	13.2	
D	1.5	1.6	D	20.2		
D1	1.5		G	16.4	18.4	
Е	1.65	1.85	N	50		
F	7.4	7.6	Т		22.4	
K0	2.55	2.75				
P0	3.9	4.1		Base qty.	2500	
P1	7.9	8.1		Bulk qty.	2500	
P2	1.9	2.1				
R	40					
Т	0.25	0.35				
W	15.7	16.3				

Top cover tolerance on tape +/- 0.2 mm

Top cover tolerance on tape +/- 0.2 mm

For machine ref. only including draft and radii concentric around B0


User direction of feed

Bending radius

AM08852v1

Figure 24. Tape for DPAK (TO-252)





DocID024422 Rev 1

17/19

6 Revision history

Table 12. Document revision history

Date	Revision	Changes
09-Apr-2013	1	First release.

Please Read Carefully:

Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice.

All ST products are sold pursuant to ST's terms and conditions of sale.

Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such third party products or services or any intellectual property contained therein.

UNLESS OTHERWISE SET FORTH IN ST'S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

ST PRODUCTS ARE NOT AUTHORIZED FOR USE IN WEAPONS. NOR ARE ST PRODUCTS DESIGNED OR AUTHORIZED FOR USE IN: (A) SAFETY CRITICAL APPLICATIONS SUCH AS LIFE SUPPORTING, ACTIVE IMPLANTED DEVICES OR SYSTEMS WITH PRODUCT FUNCTIONAL SAFETY REQUIREMENTS; (B) AERONAUTIC APPLICATIONS; (C) AUTOMOTIVE APPLICATIONS OR ENVIRONMENTS, AND/OR (D) AEROSPACE APPLICATIONS OR ENVIRONMENTS. WHERE ST PRODUCTS ARE NOT DESIGNED FOR SUCH USE, THE PURCHASER SHALL USE PRODUCTS AT PURCHASER'S SOLE RISK, EVEN IF ST HAS BEEN INFORMED IN WRITING OF SUCH USAGE, UNLESS A PRODUCT IS EXPRESSLY DESIGNATED BY ST AS BEING INTENDED FOR "AUTOMOTIVE, AUTOMOTIVE SAFETY OR MEDICAL" INDUSTRY DOMAINS ACCORDING TO ST PRODUCT DESIGN SPECIFICATIONS. PRODUCTS FORMALLY ESCC, QML OR JAN QUALIFIED ARE DEEMED SUITABLE FOR USE IN AEROSPACE BY THE CORRESPONDING GOVERNMENTAL AGENCY.

Resale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void any warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liability of ST.

ST and the ST logo are trademarks or registered trademarks of ST in various countries.

Information in this document supersedes and replaces all information previously supplied.

The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners.

© 2013 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco - Philippines - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

www.st.com



DocID024422 Rev 1

19/19