



### N-channel 650 V, 36 mΩ typ., 68 A MDmesh DM6 Power MOSFET in a TO-247 long leads package

#### Features



AM01476v1\_tab



Order code	V <sub>DS</sub>	R <sub>DS(on)</sub> max.	I <sub>D</sub>
STWA70N65DM6	650 V	40 mΩ	68 A

- Fast-recovery body diode
- Lower R<sub>DS(on)</sub> per area vs previous generation
- Low gate charge, input capacitance and resistance
- 100% avalanche tested
- Extremely high dv/dt ruggedness
- Zener-protected

#### Applications

- Switching applications

#### Description

This high-voltage N-channel Power MOSFET is part of the MDmesh DM6 fast-recovery diode series. Compared with the previous MDmesh fast generation, DM6 combines very low recovery charge (Q<sub>rr</sub>), recovery time (t<sub>rr</sub>) and excellent improvement in R<sub>DS(on)</sub> per area with one of the most effective switching behaviors available in the market for the most demanding high-efficiency bridge topologies and ZVS phase-shift converters.

#### Product status link

[STWA70N65DM6](#)

#### Product summary

Order code	STWA70N65DM6
Marking	70N65DM6
Package	TO-247 long leads
Packing	Tube

## 1 Electrical ratings

**Table 1. Absolute maximum ratings**

Symbol	Parameter	Value	Unit
V <sub>GS</sub>	Gate-source voltage	±25	V
I <sub>D</sub>	Drain current (continuous) at T <sub>C</sub> = 25 °C	68	A
I <sub>D</sub>	Drain current (continuous) at T <sub>C</sub> = 100 °C	43	A
I <sub>DM</sub> <sup>(1)</sup>	Drain current (pulsed)	260	A
P <sub>TOT</sub>	Total power dissipation at T <sub>C</sub> = 25 °C	450	W
dv/dt <sup>(2)</sup>	Peak diode recovery voltage slope	100	V/ns
di/dt <sup>(2)</sup>	Peak diode recovery current slope	1000	A/μs
dv/dt <sup>(3)</sup>	MOSFET dv/dt ruggedness	100	V/ns
T <sub>STG</sub>	Storage temperature range	-55 to 150	°C
T <sub>J</sub>	Operating junction temperature range		°C

1. Pulse width limited by safe operating area.
2. I<sub>SD</sub> ≤ 68 A, V<sub>DS (peak)</sub> < V<sub>(BR)DSS</sub>, V<sub>DD</sub> = 400 V.
3. V<sub>DS</sub> ≤ 520 V.

**Table 2. Thermal data**

Symbol	Parameter	Value	Unit
R <sub>thJC</sub>	Thermal resistance, junction-to-case	0.28	°C/W
R <sub>thJA</sub>	Thermal resistance, junction-to-ambient	50	°C/W

**Table 3. Avalanche characteristics**

Symbol	Parameter	Value	Unit
I <sub>AR</sub>	Avalanche current, repetitive or not repetitive (t <sub>p</sub> limited by T <sub>J</sub> max)	8	A
E <sub>AS</sub>	Single pulse avalanche energy (starting T <sub>J</sub> = 25 °C, I <sub>D</sub> = I <sub>AR</sub> ; V <sub>DD</sub> = 50 V)	1.8	J

## 2 Electrical characteristics

$T_C = 25^\circ\text{C}$  unless otherwise specified

**Table 4. On/off states**

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
$V_{(\text{BR})\text{DSS}}$	Drain-source breakdown voltage	$V_{GS} = 0 \text{ V}, I_D = 1 \text{ mA}$	650			V
$I_{\text{DSS}}$	Zero gate voltage drain current	$V_{GS} = 0 \text{ V}, V_{DS} = 650 \text{ V}$			10	$\mu\text{A}$
		$V_{GS} = 0 \text{ V}, V_{DS} = 650 \text{ V}, T_C = 125^\circ\text{C}$ (1)			100	
$I_{\text{GSS}}$	Gate-body leakage current	$V_{DS} = 0 \text{ V}, V_{GS} = \pm 25 \text{ V}$			$\pm 5$	$\mu\text{A}$
$V_{GS(\text{th})}$	Gate threshold voltage	$V_{DS} = V_{GS}, I_D = 250 \mu\text{A}$	3.25	4	4.75	V
$R_{\text{DS(on)}}$	Static drain-source on resistance	$V_{GS} = 10 \text{ V}, I_D = 34 \text{ A}$		36	40	$\text{m}\Omega$

1. Specified by design, not tested in production.

**Table 5. Dynamic characteristics**

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
$C_{\text{iss}}$	Input capacitance	$V_{DS} = 100 \text{ V}, f = 1 \text{ MHz}, V_{GS} = 0 \text{ V}$	-	4900	-	$\text{pF}$
$C_{\text{oss}}$	Output capacitance		-	280	-	
$C_{\text{rss}}$	Reverse transfer capacitance		-	3	-	
$C_{\text{oss eq.}}$ (1)	Equivalent output capacitance	$V_{DS} = 0 \text{ to } 520 \text{ V}, V_{GS} = 0 \text{ V}$	-	859	-	
$R_G$	Intrinsic gate resistance	$f = 1 \text{ MHz}, I_D = 0 \text{ A}$	-	2.3	-	$\Omega$
$Q_g$	Total gate charge	$V_{DD} = 520 \text{ V}, I_D = 68 \text{ A}, V_{GS} = 0 \text{ to } 10 \text{ V}$ (see Figure 14. Test circuit for gate charge behavior)	-	125	-	$\text{nC}$
$Q_{\text{gs}}$	Gate-source charge		-	33	-	
$Q_{\text{gd}}$	Gate-drain charge		-	56	-	

1.  $C_{\text{oss eq.}}$  is defined as a constant equivalent capacitance giving the same charging time as  $C_{\text{oss}}$  when  $V_{DS}$  increases from 0 to 80%  $V_{DSS}$ .

**Table 6. Switching times**







Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
$t_{d(\text{on})}$	Turn-on delay time	$V_{DD} = 325 \text{ V}, I_D = 34 \text{ A}, R_G = 4.7 \Omega, V_{GS} = 10 \text{ V}$ (see Figure 13. Test circuit for resistive load switching times and Figure 18. Switching time waveform)	-	30.4	-	ns
$t_r$	Rise time		-	52	-	ns
$t_{d(\text{off})}$	Turn-off delay time		-	107	-	ns
$t_f$	Fall time		-	10.8	-	ns







Table 7. Source-drain diode

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
$I_{SD}$	Source-drain current		-		68	A
$I_{SDM}$ <sup>(1)</sup>	Source-drain current (pulsed)		-		260	A
$V_{SD}$ <sup>(2)</sup>	Forward on voltage	$V_{GS} = 0 \text{ V}$ , $I_{SD} = 68 \text{ A}$	-		1.6	V
$t_{rr}$	Reverse recovery time	$I_{SD} = 68 \text{ A}$ , $di/dt = 100 \text{ A}/\mu\text{s}$ , $V_{DD} = 60 \text{ V}$	-	170	-	ns
$Q_{rr}$	Reverse recovery charge	(see Figure 15. Test circuit for inductive load switching and diode recovery times)	-	1.08	-	$\mu\text{C}$
$I_{RRM}$	Reverse recovery current		-	12.7	-	A
$t_{rr}$	Reverse recovery time	$I_{SD} = 68 \text{ A}$ , $di/dt = 100 \text{ A}/\mu\text{s}$ ,	-	308	-	ns
$Q_{rr}$	Reverse recovery charge	$V_{DD} = 60 \text{ V}$ , $T_J = 150 \text{ }^\circ\text{C}$	-	4.16	-	$\mu\text{C}$
$I_{RRM}$	Reverse recovery current	(see Figure 15. Test circuit for inductive load switching and diode recovery times)	-	27	-	A

1. Pulse width is limited by safe operating area.
2. Pulsed: pulse duration = 300  $\mu\text{s}$ , duty cycle 1.5%.


## 2.1 Electrical characteristics (curves)

**Figure 1. Safe operating area**

**Figure 2. Maximum transient thermal impedance**

**Figure 3. Typical output characteristics**

**Figure 4. Typical transfer characteristics**

**Figure 5. Typical gate charge characteristics**

**Figure 6. Typical drain-source on-resistance**


**Figure 7. Typical capacitance characteristics**

**Figure 8. Typical output capacitance stored energy**

**Figure 9. Normalized gate threshold vs temperature**

**Figure 10. Normalized on-resistance vs. temperature**

**Figure 11. Normalized breakdown voltage vs temperature**

**Figure 12. Typical reverse diode forward characteristics**



### 3 Test circuits

**Figure 13.** Test circuit for resistive load switching times




AM01468v1

**Figure 14.** Test circuit for gate charge behavior




AM01469v10

**Figure 15.** Test circuit for inductive load switching and diode recovery times




AM01470v1

**Figure 16.** Unclamped inductive load test circuit




AM01471v1

**Figure 17.** Unclamped inductive waveform



AM01472v1

**Figure 18.** Switching time waveform




AM01473v1

## 4 Package information

To meet environmental requirements, ST offers these devices in different grades of ECOPACK packages, depending on their level of environmental compliance. ECOPACK specifications, grade definitions, and product status are available at: [www.st.com](http://www.st.com). ECOPACK is an ST trademark.

### 4.1 TO-247 long leads package information

Figure 19. TO-247 long leads package outline



BACK VIEW

8463846\_5

**Table 8. TO-247 long leads package mechanical data**

Dim.	mm		
	Min.	Typ.	Max.
A	4.90	5.00	5.10
A1	2.31	2.41	2.51
A2	1.90	2.00	2.10
b	1.16		1.26
b2			3.25
b3			2.25
c	0.59		0.66
D	20.90	21.00	21.10
E	15.70	15.80	15.90
E2	4.90	5.00	5.10
E3	2.40	2.50	2.60
e	5.34	5.44	5.54
L	19.80	19.92	20.10
L1			4.30
M	0.35		0.95
P	3.50	3.60	3.70
Q	5.60		6.00
S	6.05	6.15	6.25
aaa		0.04	0.10

## Revision history

**Table 9. Document revision history**

Date	Version	Changes
06-Dec-2017	1	Initial release.
09-Jul-2019	2	Update <i>Table 1</i> , <i>Table 3</i> , <i>Table 4</i> , <i>Table 5</i> , <i>Table 6</i> and <i>Table 7</i> . Added <i>Section 2.1</i> Update <i>Figure 14</i> .
21-Feb-2020	3	The part number STW70N65DM6 have been moved to a separate datasheet and the document has been updated accordingly.
16-Mar-2020	4	Updated <i>Table 7. Source-drain diode</i> .
02-Jul-2020	5	Updated <i>Table 1. Absolute maximum ratings</i> .
03-Nov-2024	6	Updated <i>Section 4.1: TO-247 long leads package information</i> . Minor text changes.

## Contents

<b>1</b>	<b>Electrical ratings .....</b>	<b>2</b>
<b>2</b>	<b>Electrical characteristics.....</b>	<b>3</b>
<b>2.1</b>	Electrical characteristics (curves) .....	5
<b>3</b>	<b>Test circuits .....</b>	<b>7</b>
<b>4</b>	<b>Package information.....</b>	<b>8</b>
<b>4.1</b>	TO-247 long leads package information.....	8
	<b>Revision history .....</b>	<b>10</b>

**IMPORTANT NOTICE – READ CAREFULLY**

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgment.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. For additional information about ST trademarks, refer to [www.st.com/trademarks](http://www.st.com/trademarks). All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2024 STMicroelectronics – All rights reserved