SN54LS682, SN54LS684, SN54LS685, SN54LS687, SN54LS688, SN74LS682, SN74LS684 THRU SN74LS688 8-BIT MAGNITUDE/IDENTITY COMPARATORS

SDLS008


D2617, JANUARY 1981 - REVISED MARCH 1988

- Compares Two-8-Bit Words
- Choice of Totem-Pole or Open-Collector Outputs
- Hysteresis at P and Q Inputs
- 'LS682 has 20-kΩ Pullup Resistors on the Q Inputs
- SN74LS686 and 'LS687 . . . JT and NT 24-Pin, 300-Mil Packages

TYPE	P = Q	P > 0	OUTPUT	QUTPUT	20-kΩ
	r = u	F > U	ENABLE	CONFIGURATION	PULLUP
'LS682	yes	yes	no	totem-pole	yes
'L5684	yes	yes	no	totem-pole	no
'LS685	∀9 5	γes	na	open-collector	no
SN74LS686	yes	ves	yes	totem-pole	no
'LS687	yes	yes	yes	open-collector	no
'L5688	yes	no	yes	totem-pole	no


SN54LS687 . . . JT PACKAGE SN74LS686, SN74LS687 . . . DW OR NT PACKAGE (TOP VIEW)

\$N54L\$687 . . . FK PACKAGE (TOP VIEW)




NC-No internal connection

\$N54L\$682, \$N54L\$684, \$N54L\$685 . . . J PACKAGE \$N74L\$682, \$N74L\$684, \$N74L\$685 . . . DW OR N PACKAGE (TOP VIEW)




SN54LS682, SN54LS684, SN54LS685 . . . FK PACKAGE (TOP VIEW)




SN54LS688 . . . J PACKAGE SN74LS688 . . . DW OR N PACKAGE

(TOP VIEW)



SN54LS688 . . . FK PACKAGE (TOP VIEW)



PRODUCTION DATA documents contain information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



POST OFFICE BOX 655012 . DALLAS, TEXAS 75265

SN54LS682, SN54LS684, SN54LS685, SN54LS687, SN54LS688 SN74LS682, SN74LS684 THRU SN74LS688 8-BIT MAGNITUDE/IDENTITY COMPARATORS

description


These magnitude comparators perform comparisons of two eight-bit binary or BCD words. All types provide $\overline{P}=\overline{Q}$ outputs and all except 'LS688 provide $\overline{P}>\overline{Q}$ outputs as well. The 'LS682, 'LS684, 'LS685, and 'LS688 have totem-pole outputs, while the 'LS685 and 'LS687 have open-collector outputs. The 'LS682 features 20-k Ω pullup termination resistors on the Q inputs for analog or switch data.

FUNCTION TABLE

	INPUTS		OUT	PUTS
DATA	ENAB	LES	<u>ν-α</u>	₽>Q
P, Q	Ğ, <u>G1</u>	G2	, - 4	.,,
P=Q	L	Х	L	н
P>Q	X	L L	н	L
P <q< td=""><td>Х</td><td>×</td><td>н</td><td>Н_</td></q<>	Х	×	н	Н_
P = Q	Н	X	Н	Н
P>Q	×	Н	н	н
×	Н] H	н	н

- NOTES: 1. The last three lines of the function table applies only to the devices having enable inputs, i.e., 'LS686 thru 'LS688.
 - 2. The $\overline{P < Q}$ function can be generated by applying the $\overline{P Q}$ and $\overline{P > Q}$ outputs to a 2-input NAND gate.
 - 3. For 'LS686 and 'LS687, \overline{G} 1 enables $\overline{P} = \overline{Q}$ and \overline{G} 2 enables $\overline{P} > \overline{Q}$.


logic symbols†



 † These symbols are in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for DW, J, JT, N, and NT packages.




SN54LS682, SN54LS684, SN54LS685, SN54LS687, SN54LS688, SN74LS682, SN74LS684 THRU SN74LS688 B-BIT MAGNITUDE/IDENTITY COMPARATORS




[†]These symbols are in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for DW, J, JT, N, and NT packages.

schematics of inputs and outputs




'LS682, 'LS684, 'LS685 logic diagram (positive logic)



Pin numbers shown are for DW, J, and N packages.



'LS686, 'LS687 logic diagram (positive logic)




Pin numbers shown are for DW, JT, and NT packages.



POST OFFICE BOX 655012 - DALLAS, TEXAS 75265

SN54LS682, SN54LS684, SN54LS685, SN54LS687, SN54LS688 SN74LS682, SN74LS684 THRU SN74LS688 8-BIT IDENTITY COMPARATORS

'LS688 logic diagram (positive logic)



Pin numbers shown are for DW, J, and N packages.

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, VCC (see Note 1)	. 7	7 V
Input voltage: Q inputs of 'LS682		
All other inputs		
Off-state output voltage: 'LS685, 'LS687		
Operating free-air temperature range:		
SN54LS682, SN54LS684, SN54LS685, SN54LS687, SN54LS688 55°C to 1		
SN74LS682, SN74LS684 thru SN74LS688	70	٥C
Storage temperature range	150	°C

NOTE 1: Voltage values are with respect to network ground terminal.



SN54LS682, SN54LS684, SN54LS688 SN74LS682, SN74LS684, SN74LS686, SN74LS688 8-BIT MAGNITUDE/IDENTITY COMPARATORS WITH TOTEM-POLE OUTPUTS

recommended operating conditions

	\$	SN54LS'			SN74LS'		
	MIN	NOM	MAX	MIN	NOM	MAX	UNIT
Supply voltage, VCC	4.5	5	5.5	4.85	5	5.25	V
High-level output current, IOH			-400			- 400	μΑ
Low-level output current, IOL			12			24	mΑ
Operating free-air temperature, TA	- 55		125	0		70	۰c

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

		_				SN54LS	3'	S	N74LS		UNIT
	PARAMETE	H	IEST CO	VDITIONS [†]	MIN	TYP [‡]	MAX	MIN	TYP‡	MAX	UNII
ViH	High-level inp	ut voltage			2			2			V
V _{IL}	Low-level inpu	ut voltage					0.7			0.8	V
VT+-VT-	. Hysteresis	P or Q inputs	V _{CC} = MIN			0.4			0.4		V
ViK	Input clamp v	oltage	VCC = MIN.	ij = -18 mA			-1.5			- 1.5	>
∨он	High-level out	put voltage	V _{CC} = MIN, V _{IL} = V _{IL} max,		2.5			2.7			>
Vol	ı Low-level output voltage		$V_{CC} = MIN,$ $V_{IH} = 2 V,$	IOL = 12 mA		0.25	0.4		0.25	0.4	· ·
			VIL = VILmax	ioL = 24 mA					0.35	0.5	
ł,	Input current at maximum	Q inputs, 'LS682	V _{CC} = MAX,	V ₁ = 5.5 V		-	0.1			0.1	mA.
'		All other inputs	V _{CC} = MAX,	V ₁ ≃ 7 V			0.1				
ήн	High-level inp	ut current	V _{CC} = MAX,	V ₁ = 2.7 V			20	[20	μА
l	Low-level	Q inputs, 'LS682'	Mar. MAY	V 04V			-0.4			-0.4	mΑ
اا ا	input current	All other inputs	V _{CC} = MAX,	VI = 0.4 V			-0.2			-0.2	Lina
los§	Short-circuit o	output current	VCC = MAX,	V _O = 0	- 20		- 100	- 20		- 100	mA
		'LS682				42	70		42	70	
la a	Committee accomm	'LS684	V+ MAY	Coa Neto 1		40	40 65	40	65	<u> </u>	
ICC	Supply curren	LS686	VCC = MAX, See	, See Note 1		44	75		44	75	5 mA
		'LS688				40	65		40	65	

[†] For conditions shown as MIN or MAX, use the appropriate values specified under recommended operating conditions.

 $^{^{\}ddagger}$ All typical values are at V_{CC} = 5 V, T_A = 25 °C.

Not more than one output should be shorted at a time, and duration of the short-circuit should not exceed one second.

NOTE 1: ICC is measured with any G inputs grounded, all other inputs at 4.5 V, and all outputs open.

SN54LS682, SN54LS684, SN54LS688 SN74LS682, SN74LS684, SN74LS686, SN74LS688 8-BIT MAGNITUDE/IDENTITY COMPARATORS WITH TOTEM-POLE OUTPUTS

switching characteristics, VCC = 5 V, TA = 25°C

PARAMETER†	FROM	TO	TEST	'LS68	2	'LS68	4	'LS68	6	'LS68	8	UNIT					
LANAMETER.	(INPUTS)	(OUTPUT)	CONDITIONS	MIN TYP	MAX	MIN TYP	MAX	MIN TYP	MAX	MIN TYP	MAX	UNIT					
t _{PLH}	P	P≖Q	•	13	25	15	25	13	25	12	18	ns					
t _{PHL}		1	[15	25	17	25	20	30	17	23	135					
^t PLH	α	$\overline{P} = \overline{Q}$	R _L = 667 Ω, C _L = 45 pF, All other	14	25	16	25	13	25	12	18						
tPHL_	<u> </u>	r = Q		15	25	15	25	21	30	17	23	ns					
tPLH.	G, G1	P=O				11	20	12	18	ns							
^t PHL	G, G1			L = 667 Ω, L = 45 pF, Il other		19	30	13	20	ns							
tPLH	Р	P>Q	inputs low,	20	30	22	30	19	30								
tPHL	<u>-</u>			· ·		I	1		See Note 2	15	30	17	30	15	30		
†PLH	0	P>0	See Note 2	21	30	24	30	18	30								
tPHL	u	טכה		19	30	20	30	19	30			ns					
^t PLH	Ğ2	₽>Q				<u>-</u>		21	30								
tpHI	<u> </u>	P>U						16	25			ns					

 $^{^{\}dagger}$ tpLH = propagation delay time, low-to-high-level outputs; tpHL = propagation delay time, high-to-low-level output. NOTE 2: Load circuits and voltage waveforms are shown in Section 1.

SN54LS685, SN54LS687 SN74LS685, SN74LS687, SN74LS688 8-BIT MAGNITUDE/IDENTITY COMPARATORS WITH TOTEM-POLE OUTPUTS

recommended operating conditions

		SN54L8	3'	SN74LS'			UNIT
	MIN	NOM	MAX	MIN	NOM	MAX	UNIT
Supply voltage, VCC	4.5	5	5.5	4.85	5	5.25	V
High-level output current, VOH			5.5			5.5	V
Low-level output current, IQL			12			24	mA
Operating free-air temperature, TA	- 55		125	0		70	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	DADASATTED	TEAT ADM	NTIONO!	S	N54L	3'	s	N74LS		UNIT
	PARAMETER	TEST CON	יפאטוווע	MIN	TYP	MAX	MIN	TYP	MAX	ONL
V _{IH}	High-level input voltage			2			2			V
VIL	Low-level input voltage					0.7			0.8	V
V _{T+} -	V _T _ Hysteresis P or Q inputs	VCC = MIN			0.4			0.4		٧
VIK	Input clamp voltage	VCC = MIN,	$l_{\parallel} = -18 \text{ mA}$			- 1.5			- 1.5	V
¹ ОН	High-level output voltage	VCC = MIN, VIL = VILmax,	V _{IH} = 2 V, V _{OH} = 5.5 V			250			100	μΑ
Vol	Low-level output valtage	$V_{CC} = MIN,$ $V_{IH} = 2 V,$	IOL = 12 mA		0.25	0.4		0.25	0.4	V
- 01		VIE = VIEmax	l _{OL} = 24 mA					0.35	0.5	
_կ		VCC = MAX,	V ₁ = 7 V			0.1			0.1	mΑ
'IH	High-level input current	V _{CC} = MAX,	$V_1 = 2.7 \text{ V}$			20		-	20	μΑ
հլլ	Low-level input current	V _{CC} = MAX,	V ₁ = 0.4 V			-0.2			-0.2	mA
laa	Supply 'LS685				40	65		40	65	mA
lcc	current 'LS687	$V_{CC} = MAX,$	See Note 1		44	75		44	75	IIIA

 $^{^{\}dagger}$ For conditions shown as MIN or MAX, use the appropriate values specified under recommended operating conditions.

 ‡ All typical values are at V_{CC} = 5 V, T_A = 25 °C. NOTE 1: I_{CC} is measure with any \overline{G} inputs grounded, all other inputs at 4.5 V, and all outputs open.

8-BIT MAGNITUDE/IDENTITY COMPARATORS WITH OPEN-COLLECTOR OUTPUTS

switching characteristics, VCC = 5 V, TA = 25°C

PARAMETER	FROM	то	7507 00101710110		'LS685			'LS687		UNIT
PARAIVIETER	(INPUT)	(OUTPUT)	TEST CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	ONT
tPLH .	P	P=Q			30	45		24	35	
†PHL	F)			19	35		20	30	ns
tPLH.	Q	P=Q P=Q			24	45		24	35	
^t PHL	<u>u</u>		8. 663.6		23	35		20	30	ns
tPLH	ਰ, ਰ 1		$R_{L} \simeq 667 \Omega$					21	35	
TPHL	G, G1]	Cլ = 45 pF,					18	30	ns
t _{PLH}	Р	P>Q	All other		32	45		24	35	
[†] PHL	P	P>u	inputs low,		16	35		16	30	ns
t _{PLH}	a	5. 6	See Note 2		30	45		24	35	
tPHL	u	P>Q			20	35		16	30	ns
tPLH	<u>G</u> 2	P>Q						24	35	
[†] PHL	G2) P>U						15	30	ns

 $^{^{\}dagger}$ tpLH = propagation delay time, low-to-high-level outputs; tpHL = propagation delay time, high-to-low-level output. NOTE 2: Load circuits and voltage waveforms are shown in Section 1.



PACKAGE OPTION ADDENDUM



9-Mar-2021

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samp
8415101RA	ACTIVE	CDIP	J	20	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	8415101RA SNJ54LS682J	Samp
8415101SA	ACTIVE	CFP	W	20	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	8415101SA SNJ54LS682W	Samp
84152012A	ACTIVE	LCCC	FK	20	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	84152012A SNJ54LS 684FK	Samp
8415201RA	ACTIVE	CDIP	J	20	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	8415201RA SNJ54LS684J	Samp
84153012A	ACTIVE	LCCC	FK	20	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	84153012A SNJ54LS 688FK	Samp
8415301RA	ACTIVE	CDIP	J	20	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	8415301RA SNJ54LS688J	Samp
8415301SA	ACTIVE	CFP	W	20	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	8415301SA SNJ54LS688W	Samp
SN54LS682J	ACTIVE	CDIP	J	20	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	SN54LS682J	Samp
SN54LS684J	ACTIVE	CDIP	J	20	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	SN54LS684J	Samp
SN54LS688J	ACTIVE	CDIP	J	20	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	SN54LS688J	Samp
SN74LS682DW	ACTIVE	SOIC	DW	20	25	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	LS682	Samp
SN74LS682DWR	ACTIVE	SOIC	DW	20	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	LS682	Sam
SN74LS682DWRG4	ACTIVE	SOIC	DW	20	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	LS682	Samj
SN74LS682N	ACTIVE	PDIP	N	20	20	RoHS & Non-Green	NIPDAU	N / A for Pkg Type	0 to 70	SN74LS682N	Samj
SN74LS682NSR	ACTIVE	SO	NS	20	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	74LS682	Sam
SN74LS684DW	ACTIVE	SOIC	DW	20	25	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	LS684	Sam
SN74LS684DWR	ACTIVE	SOIC	DW	20	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	LS684	Sam





www.ti.com

9-Mar-2021

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Sample
SN74LS684N	ACTIVE	PDIP	N	20	20	RoHS & Non-Green	NIPDAU	N / A for Pkg Type	0 to 70	SN74LS684N	Sample
SN74LS684NSR	ACTIVE	SO	NS	20	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	74LS684	Sample
SN74LS688DW	ACTIVE	SOIC	DW	20	25	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	LS688	Sample
SN74LS688DWR	ACTIVE	SOIC	DW	20	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	LS688	Sampl
SN74LS688N	ACTIVE	PDIP	N	20	20	RoHS & Non-Green	NIPDAU	N / A for Pkg Type	0 to 70	SN74LS688N	Sampl
SN74LS688NE4	ACTIVE	PDIP	N	20	20	RoHS & Non-Green	NIPDAU	N / A for Pkg Type	0 to 70	SN74LS688N	Samp
SN74LS688NSR	ACTIVE	SO	NS	20	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	74LS688	Samp
SNJ54LS682J	ACTIVE	CDIP	J	20	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	8415101RA SNJ54LS682J	Samp
SNJ54LS682W	ACTIVE	CFP	W	20	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	8415101SA SNJ54LS682W	Samp
SNJ54LS684FK	ACTIVE	LCCC	FK	20	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	84152012A SNJ54LS 684FK	Samp
SNJ54LS684J	ACTIVE	CDIP	J	20	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	8415201RA SNJ54LS684J	Samp
SNJ54LS688FK	ACTIVE	LCCC	FK	20	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	84153012A SNJ54LS 688FK	Samp
SNJ54LS688J	ACTIVE	CDIP	J	20	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	8415301RA SNJ54LS688J	Samp
SNJ54LS688W	ACTIVE	CFP	W	20	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	8415301SA SNJ54LS688W	Samp

⁽¹⁾ The marketing status values are defined as follows: **ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

PACKAGE OPTION ADDENDUM



9-Mar-2021

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF SN54LS682. SN54LS684. SN54LS688. SN74LS682. SN74LS684. SN74LS688:

- Catalog: SN74LS682, SN74LS684, SN74LS688
- Military: SN54LS682, SN54LS684, SN54LS688

NOTE: Qualified Version Definitions:

- Catalog TI's standard catalog product
- Military QML certified for Military and Defense Applications

www.ti.com 6-May-2017

TAPE AND REEL INFORMATION



TAPE DIMENSIONS + K0 - P1 - B0 W Cavity - A0 -

	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74LS682DWR	SOIC	DW	20	2000	330.0	24.4	10.8	13.3	2.7	12.0	24.0	Q1
SN74LS682NSR	SO	NS	20	2000	330.0	24.4	8.4	13.0	2.5	12.0	24.0	Q1
SN74LS684DWR	SOIC	DW	20	2000	330.0	24.4	10.8	13.3	2.7	12.0	24.0	Q1
SN74LS684NSR	SO	NS	20	2000	330.0	24.4	8.4	13.0	2.5	12.0	24.0	Q1
SN74LS688DWR	SOIC	DW	20	2000	330.0	24.4	10.8	13.3	2.7	12.0	24.0	Q1
SN74LS688NSR	SO	NS	20	2000	330.0	24.4	8.4	13.0	2.5	12.0	24.0	Q1



PACKAGE MATERIALS INFORMATION

www.ti.com 6-May-2017




*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74LS682DWR	SOIC	DW	20	2000	367.0	367.0	45.0
SN74LS682NSR	SO	NS	20	2000	367.0	367.0	45.0
SN74LS684DWR	SOIC	DW	20	2000	367.0	367.0	45.0
SN74LS684NSR	SO	NS	20	2000	367.0	367.0	45.0
SN74LS688DWR	SOIC	DW	20	2000	367.0	367.0	45.0
SN74LS688NSR	SO	NS	20	2000	367.0	367.0	45.0

FK (S-CQCC-N**)

LEADLESS CERAMIC CHIP CARRIER

28 TERMINAL SHOWN



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a metal lid.
- D. Falls within JEDEC MS-004




MECHANICAL DATA

NS (R-PDSO-G**)

14-PINS SHOWN

PLASTIC SMALL-OUTLINE PACKAGE




- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



J (R-GDIP-T**)

14 LEADS SHOWN



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

N (R-PDIP-T**)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN




- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- The 20 pin end lead shoulder width is a vendor option, either half or full width.





SOIC



- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.43 mm per side.
- 5. Reference JEDEC registration MS-013.



SOIC




NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

SOIC



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.

W (R-GDFP-F20)

CERAMIC DUAL FLATPACK



- A. All linear dimensions are in inches (millimeters).
- This drawing is subject to change without notice.
- This package can be hermetically sealed with a ceramic lid using glass frit. Index point is provided on cap for terminal identification only. Falls within Mil—Std 1835 GDFP2—F20 C.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (https://www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2021, Texas Instruments Incorporated