

Data sheet acquired from Harris Semiconductor SCHS083B – Revised March 2003

CMOS Programmable Timer

High-Voltage Types (20-Volt Rating)

■ CD4536B is a programmable timer consisting of 24 ripple-binary counter stages. The salient feature of this device is its flexibility. The device can count from 1 to 224 or the first 8 stages can be bypassed to allow an output, selectable by a 4-bit code, from any one of the remaining 16 stages. It can be driven by an external clock or an RC oscillator that can be constructed using onchip components. Input IN1 serves as either the external clock input or the input to the on-chip RC oscillator, OUT1 and OUT2 are connection terminals for the external RC components. In addition, an on-chip monostable circuit is provided to allow a variable pulse width output. Various timing functions can be achieved using combinations of these capabilities.

A logic 1 on the 8-BYPASS input enables a bypass of the first 8 stages and makes stage 9 the first counter stage of the last 16 stages. Selection of 1 of 16 outputs is accomplished by the decoder and the BCD inputs A, B, C and D. MONO IN is the timing input for the on-chip monostable oscillator. Grounding of the MONO IN terminal through a resistor of 10K ohms or higher, disables the one-shot circuit and connects the decoder directly to the DECODE OUT terminal. A resistor to VDD and a capacitor to ground from the MONO IN terminal enables the one-shot circuit and controls its pulse width.


A fast test mode is enabled by a logic 1 on 8-BYPASS, SET, and RESET. This mode

Features:

- 24 flip-flop stages —— counts from 2° to 2° 4
- Last 16 stages selectable by BCD select code
- Bypass input allows bypassing first 8 stages
- On-chip RC oscillator provision
- # Clock inhibit input
- Schmitt-trigger in clock line permits operation with very long rise and fall times
- On-chip monostable output provision
- Typical f_{CL} = 3 MHz at V_{DD} = 10 V
- Test mode allows fast test sequence
- Set and reset inputs
- Capable of driving two low power TTL loads, one lower-power Schottky load, or two HTL loads over the rated temperature range
- Standardized, symmetrical output characteristics
- 100% tested for quiescent current at 20 V
- 5-V, 10-V, and 15-V parametric ratings
- Meets all requirements of JEDEC Tentative Standard No. 13B, "Standard Specifications for Description of 'B' Series CMOS Devices"

divides the 24-stage counter into three 8-stage sections to facilitate a fast test sequence.

The CD4536B types are supplied in 16-lead hermetic dual-in-line ceramic packages (F3A suffix), 16-lead dual-in-line plastic packages (E suffix), 16-lead small-outline packages (DW, DWR, and NSR suffixes), and 16-lead thin shrink small-outline packages (PW and PWR suffixes).



CD4536B Types

RECOMMENDED OPERATING CONDITIONS

For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges:

CHARACTERISTIC	LIN	UNITS		
	Min.	Max.		
Supply-Voltage Range (For T _A = Full Package Temperature				
Range)	3	18	V	

DECODE OUT SELECTION TABLE

		i		NUMBER OF STAGES IN									
Ы	c	В	Δ	DIVIDER CHA	AIN								
)		(8-BYPASS = 0	8-BYPASS = 1								
0	0	0	0	9	1								
0	0	0	1	10	2								
Q.	0	1	0	11.	3								
0	0	1	1	12	4								
0	1	0	0	13	5								
0	1	0	1	. 14	6								
0	1	1	0	15	7								
0	1	1	1	16	8								
1	0	0	0	17	9								
1	0	0	1	18	10								
1	0	1	0	19	11								
1	0	1	1	20	12								
1	1	0	0	21	13								
1	1	0	1	22	14								
1	1	1	0	23	15								
1	1	1	1	24	16								

0 = Low Level 1 = High Level

Copyright © 2003, Texas Instruments Incorporated

CHARAC- TERISTIC	CON	DITIO	NS	LIM	LIMITS AT INDICATED TEMPERATURES (°C)						
	V 0 (S	V _{IN}	V _{DD}	-55	-40	+85	+125	Min.	+25 Typ.	Max.	S
·		0.5	5	5	5	150	150	_	0.04	5	┝
Quiescent Device		0.10	10	10	10	300	300	_	0.04	10	١.
Current,		0.15	15	20	20	600	600		0.04	20	μ/
IDD Max.	_	0,20	20	100	100	3000	3000	_ \	0.08	100	
_	0.4	0,5	5	0.64	0.61	0.42	0.36	0.51	1		۲
Output Low (Sink) Current	0.5	0,10	10	1.6	1.5	1.1	0.9	1.3	2.6	- 125°	
IOL Min.	1.5	0,15	15	4.2	4	2.8	2.4	3.4	6.8	_	1
Output High (Source) Current, IOH Min:	4.6	0.5	5	-0.64	-0.61	-0,42	-0.36	-0.51	-1		m
	2.5	0,5	5	-2	-1.8	-1.3	-1.15	-1.6	-3.2	-	
	9.5	0,10	10	1.6	-1.5	-1.1	-0.9	-1.3	-2.6		۱ ا
	13.5	0,15	15	-4.2	-4	-2.8	-2.4	-3.4	-6.8	_	1
Outout Valtage	_	0,5	5		0	_	0	0.05			
Output Voltage: Low-Level,		0,10	10		0	.05			0	0.05	1
VOL Max.	÷.	0,15	15		0	.05		_	0	0.05	١,
Output		0,5	5		4	.95	- 11	4.95	5 5	_]
Voltage:	-	0,10	10		9	.95		9.95	10	-	1
High-Level, VOH Min.	— i .	0,15	. 15		14	.95		14.95	15	-	
	0.5,4.5	-	5			1.5	·/ -	-	_	1.5	╁
Input Low Voltage	1,9	-	10	-		3	-	<u> </u>		3	1
VIL Max.	1.5,13.5		15			4			_	4],
Input High	0.5,4.5	-	5		٤.	3.5		3.5	_	<u> </u>	1
Voltage,	1,9	-	10			, 7		7	–		1
V _{IH} Min.	1.5,13.5	-	15			11		11	-		
Input Current	_	0,18	18	±0.1	±0.1	±1	±1	÷	±10 ⁻⁵	±0.1	μ




Fig. 1 - Functional block diagram.




Fig. 2—Typical output low (sink) current characteristics.




Fig. 3—Minimum output low (sink) current characteristics.




Fig. 4—Typical output high (source) current characteristics.




Fig. 5—Minimum output high (source) current characteristics.




Fig.6 - Logic diagram for CD4536B [continued on next page].

NOTE:
$$f \approx \frac{1}{3R_T C_T}$$
, $R_S \approx (5 \rightarrow 10) \times R_T$





Fig.6 - Logic diagram for CD4536B [continued from previous page].

The Committee of the Co

DYNAMIC ELECTRICAL CHARACTERISTICS, at $T_A=25\,^{\circ}C$, Input t_r , $t_f=20$ ns, $C_L=50$ pF, $R_L=200$ kQ

CHARACTERISTIC	V _{DD}		LIMITS	;	HAUTO
- CHARACTERISTIC	(v)	Min.	Тур.	Max.	UNITS
Propagation Delay Times:	- 5	_	1	2	
Clock to Q1, 8-Bypass High	10	 	0.5	1	μS
tphL, tpLH	15	-	0.35	0.7	. •
Clock to Q1, 8-Bypass Low	5	_	2.5	5	-
tPHL tPLH	10	_	0.8	1.6	μ8
	15	L <i>-</i> _	0.6	1.2	
Clock to Q16, TPHL tPLH	5	-	4	- 8	
	10		1.5	3	μS
	15		1	2	,
Qn to Qn + 1, tpHL, tpLH	5		150	300	
	10.	. —	75	150	ns
and the second s	15	_	50	100	_
Set to Q _n , t _{PLH}	5		300	600	
1 Bed 1	10	l .—	125	250	ns
	15	_	80	160	
Reset to Q _n , t _{PHL}	5		3	6	
	10	_	1 1	2	μS
	15	l —	0.75	1.5	
Transition Time, t _{THL} , t _{TLH}	5	_	100	200	
THE TEN	10	_	50	100	ns
	15		40	80	
Minimum Pulse Widths:	5	_	200	400	
Clock	10	_	75	150	ns
	15	_	50	100	
Set	5		200	400	
The state of the s	10	l —	100	200	ns
	15		60	120	
Reset	5	1	3	6	
**	10	<u> </u>	1	2	μS
	. 15		0.75	1.5	
Minimum Set Recovery Time,	5		2.5	5	_
The second se	10	·	1	2	μς
The second secon	15		0.6	1.6	
Minimum Reset Recovery Time,	5	_	3.5	7	
	10		1.5	3	μS
	15		1	2	
Maximum Clock Pulse Input	. 5	0.5	1	_	
Frequency, f _{GL}	10	1.5	3	_	MHz
	15	2.5	5		
Maximum Clock Pulse Input	5,10,15				
Rise or Fall Time, t _r , t _f			nlimited		






Fig. 7-Typical propagation delay time as a function of load capacitance (CLOCK to Ω₁, 8-BYPASS high).




Fig. 8—Typical propagation delay time as a function of load capacitance (CLOCK to Q₁, 8-BYPASS low).




Fig. 9—Typical propagation delay time as a function of load capacitance (CLOCK to Q₁₆, 8-BYPASS high).




Fig. 10—Typical propagation delay time as a function of load capacitance (Q_N to Q_{N+1}).





Fig. 13—Typical RC oscillator frequency deviation as a function of ambient temperature (R_S = 0).



EXTERNAL CAPACITANCE $(C_X) - pF$ 92CS-32777 Fig. 16—Typical pulse width as a function of external capacitance $(V_{DD} = 10 \text{ V})$.




Fig. 17—Typical pulse width as a function of external capacitance ($V_{DD} = 15 \text{ V}$).




Fig. 11—Typical RC oscillator frequency deviation as a function of supply voltage.




Fig. 14—Typical RC oscillator frequency deviation as a function of ambient temperature ($R_S=120~\mathrm{k}\Omega$).




Fig. 12—Typical RC oscillator frequency deviation as a function of time constant resistance and capacitance.




Fig. 15—Typical pulse width as a function of external capacitance ($V_{DD} = 5 \text{ V}$).

		F	unctional Tes	t Sequence	
		Inputs		Outputs	Comments
In 1	in 1 Set Reset 8-Bypass		Decode Out Reset 8-Bypass Q1 thru Q24	All 24 steps are in Reset mode	
_ 1	0	1	. 1	0	
1	1	1	1	0	Counter is in three 8-stage section in parallel mode
0	1	1	1	0	First "1" to "0" transition of clock
1 0 -	1	1	1		255 "1" to "0" transitions are clocked in the counter
0	1	1	1	1	The 255 "1" to "0" transition
0	0	o	0	1	Counter converted back to 24 stages in series mode Set and Reset must be connected together and simultaneously go from "1" to "0"
1	0	0	0	1	In 1 Switches to a "1"
0	0	0	0	0	Counter Ripples from an all "1" state to

FUNCTIONAL TEST SEQUENCE

Test Function (Figure 23) has been included for the reduction of test time required to exercise all 24 counter stages. This test function divides the counter into three 8-stage sections and 255 counts are

loaded in each of the 8-stage sections in parallel. All flip-flops are now at a "1". The counter is now returned to the normal 24-steps in series configuration. One more pulse is entered into In₁ which will cause the counter to ripple from an all "1" state to an all "0" state.

an all "0" state




Fig. 18—Typical transition time as a function of load capacitance.






Fig. 20-Dynamic power dissipation test circuit and waveform.



19 — Typical dynamic power dissipation as a function of input pulse frequency.







Fig. 21—Switching time test circuit.



1 = High Level 0 = Low Level X = Don't Care




Fig. 22-Input waveforms for switching-time test circuit.




Fig. 23-Functional test circuit.




Fig. 24—Input-current test circuit.




Fig. 25-Input-voltage test circuit.




Fig. 26—Quiescent-device current test circuit.

Advance

to Next State

1

0

APPLICATIONS

A — OUT I B — C — D — SET RESET — OUT 2 8 - BYPASS C INH MONO-IN OSC INH DECODE IN I CLOCK — IN I

Fig. 27—Time interval configuration using external clock; set and clock inhibit functions.




Fig. 28—Time interval configuration using external clock; reset and output monostable to achieve a pulse output.





Fig. 29—Time interval configuration using onchip RC oscillator and reset input to initiate time interval.






Fig.30 — Application showing use of CD4098B and CD4536B to get decode pulse 8 clock pulses after Reset pulse.






Fig.31 - CD4536B Timing Diagram.



Dimensions in parentheses are in millimeters and are derived from the basic inch dimensions as indicated. Grid graduations are in mils (10⁻³ inch).



www.ti.com 13-Jul-2022

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
CD4536BDW	ACTIVE	SOIC	DW	16	40	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 125	CD4536BM	Samples
CD4536BDWR	ACTIVE	SOIC	DW	16	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 125	CD4536BM	Samples
CD4536BE	ACTIVE	PDIP	N	16	25	RoHS & Green	NIPDAU	N / A for Pkg Type	-55 to 125	CD4536BE	Samples
CD4536BEE4	ACTIVE	PDIP	N	16	25	RoHS & Green	NIPDAU	N / A for Pkg Type	-55 to 125	CD4536BE	Samples
CD4536BF3A	ACTIVE	CDIP	J	16	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	CD4536BF3A	Samples
CD4536BNSR	ACTIVE	SO	NS	16	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 125	CD4536B	Samples
CD4536BPW	ACTIVE	TSSOP	PW	16	90	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 125	CM536B	Samples
CD4536BPWE4	ACTIVE	TSSOP	PW	16	90	TBD	Call TI	Call TI	-55 to 125		Samples
CD4536BPWR	ACTIVE	TSSOP	PW	16	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 125	CM536B	Samples
CD4536BPWRE4	ACTIVE	TSSOP	PW	16	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 125	CM536B	Samples
CD4536BPWRG4	ACTIVE	TSSOP	PW	16	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 125	CM536B	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽²⁾ **RoHS**: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

PACKAGE OPTION ADDENDUM

www.ti.com 13-Jul-2022

- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF CD4536B, CD4536B-MIL:

Catalog: CD4536B

Military: CD4536B-MIL

NOTE: Qualified Version Definitions:

- Catalog TI's standard catalog product
- Military QML certified for Military and Defense Applications



www.ti.com 3-Jun-2022

TAPE AND REEL INFORMATION

REEL DIMENSIONS Reel Diameter Reel Width (W1)



A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
CD4536BDWR	SOIC	DW	16	2000	330.0	16.4	10.75	10.7	2.7	12.0	16.0	Q1
CD4536BNSR	so	NS	16	2000	330.0	16.4	8.2	10.5	2.5	12.0	16.0	Q1
CD4536BPWR	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1



PACKAGE MATERIALS INFORMATION

www.ti.com 3-Jun-2022



*All dimensions are nominal

	,						
Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
CD4536BDWR	SOIC	DW	16	2000	350.0	350.0	43.0
CD4536BNSR	so	NS	16	2000	356.0	356.0	35.0
CD4536BPWR	TSSOP	PW	16	2000	356.0	356.0	35.0





www.ti.com 3-Jun-2022

TUBE



*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
CD4536BDW	DW	SOIC	16	40	506.98	12.7	4826	6.6
CD4536BE	N	PDIP	16	25	506	13.97	11230	4.32
CD4536BE	N	PDIP	16	25	506	13.97	11230	4.32
CD4536BEE4	N	PDIP	16	25	506	13.97	11230	4.32
CD4536BEE4	N	PDIP	16	25	506	13.97	11230	4.32
CD4536BPW	PW	TSSOP	16	90	530	10.2	3600	3.5
CD4536BPWE4	PW	TSSOP	16	90	530	10.2	3600	3.5



SOP




- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing
- per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm, per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm, per side.



SOF




NOTES: (continued)

5. Publication IPC-7351 may have alternate designs.

6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

SOF



NOTES: (continued)

- 7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 8. Board assembly site may have different recommendations for stencil design.





SMALL OUTLINE PACKAGE




- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.



SMALL OUTLINE PACKAGE




NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

SMALL OUTLINE PACKAGE



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.




MECHANICAL DATA

NS (R-PDSO-G**)

14-PINS SHOWN

PLASTIC SMALL-OUTLINE PACKAGE




- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



7.5 x 10.3, 1.27 mm pitch

SMALL OUTLINE INTEGRATED CIRCUIT


This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.







SOIC




- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing
- per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm, per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm, per side.
- 5. Reference JEDEC registration MS-013.



SOIC




NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

SOIC




NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



J (R-GDIP-T**)

14 LEADS SHOWN



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

N (R-PDIP-T**)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- The 20 pin end lead shoulder width is a vendor option, either half or full width.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022, Texas Instruments Incorporated