Dual NPN Bias Resistor Transistors R1 = 100 k Ω , R2 = ∞ k Ω

NPN Transistors with Monolithic Bias Resistor Network

This series of digital transistors is designed to replace a single device and its external resistor bias network. The Bias Resistor Transistor (BRT) contains a single transistor with a monolithic bias network consisting of two resistors; a series base resistor and a base-emitter resistor. The BRT eliminates these individual components by integrating them into a single device. The use of a BRT can reduce both system cost and board space.

Features

- S and NSV Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC-Q101 Qualified and PPAP Capable
- Simplifies Circuit Design

- These Devices are Pb–Free, Halogen Free/BFR Free and are RoHS Compliant

 MAXIMUM RATINGS

(T_A = 25°C, common for Q1 and Q2, unless otherwise noted)

Rating	Symbol	Max	Unit
Collector-Base Voltage	V _{CBO}	50	Vdc
Collector-Emitter Voltage	V _{CEO}	50	Vdc
Collector Current - Continuous	lc	100	mAdc
Input Forward Voltage	$V_{IN(fwd)}$	40	Vdc
Input Reverse Voltage	V _{IN(rev)}	6	Vdc

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

ORDERING INFORMATION

Device	Package	Shipping [†]
NSBC115TDP6T5G	SOT-963	8,000 / Tape & Reel

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.



ON Semiconductor®

www.onsemi.com

MARKING DIAGRAM




SOT-963 CASE 527AD



Specific Device Code Date Code*

*Date Code orientation may vary depending upon manufacturing location.

PIN CONNECTIONS



THERMAL CHARACTERISTICS

NSBC115TDP6 (SOT-963) Or	Characteristic	Symbol	Max	Unit
	ne Junction Heated			
Total Device Dissipation $T_A = 25^{\circ}C \qquad \text{(Note 1)}$ (Note 2) Derate above 25°C (Note 2)	(Note 1)	P _D	231 269 1.9 2.2	mW mW/°C
Thermal Resistance, Junction to Ambient	(Note 1) (Note 2)	$R_{ hetaJA}$	540 464	°C/W
NSBC115TDP6 (SOT-963) Bo	oth Junction Heated (Note 3)			
Total Device Dissipation $T_A = 25^{\circ}C \qquad \text{(Note 1)}$ (Note 2) Derate above 25°C (Note 2)	(Note 1)	P _D	339 408 2.7 3.3	mW mW/°C
Thermal Resistance, Junction to Ambient	(Note 1) (Note 2)	$R_{ heta JA}$	369 306	C/W
Junction and Storage Tempera	ature Range	T _J , T _{stg}	-55 to +150	°C
	opper traces, still air. sper traces, still air. s assume total power is sum of two equally powered channels.	FORMA		


- 1. FR-4 @ 100 mm 2 , 1 oz. copper traces, still air. 2. FR-4 @ 500 mm 2 , 1 oz. copper traces, still air.
- 3. Both junction heated values assume total power is sum of two equally powered channels.

 $\textbf{ELECTRICAL CHARACTERISTICS} \ (T_{A} = 25 ^{\circ}C, \ common \ for \ Q_{1} \ and \ Q_{2}, \ unless \ otherwise \ noted)$

Characteristic	Symbol	Min	Тур	Max	Unit
OFF CHARACTERISTICS					
Collector-Base Cutoff Current (V _{CB} = 50 V, I _E = 0)	I _{CBO}	_	_	100	nAdc
Collector-Emitter Cutoff Current (V _{CE} = 50 V, I _B = 0)	I _{CEO}	_	_	500	nAdc
Emitter-Base Cutoff Current (V _{EB} = 6.0 V, I _C = 0)	I _{EBO}	_	-	0.1	mAdc
Collector–Base Breakdown Voltage ($I_C = 10 \mu A, I_E = 0$)	V _(BR) CBO	50	-	-	Vdc
Collector-Emitter Breakdown Voltage (Note 4) (I _C = 2.0 mA, I _B = 0)	V _(BR) CEO	50	_	-	Vdc

ON CHARACTERISTICS

DC Current Gain (Note 4) (I _C = 5.0 mA, V _{CE} = 10 V)	h _{FE}	160	350	- (0	Mic
Collector–Emitter Saturation Voltage (Note 4) (I _C = 10 mA, I _B = 5.0 mA)	V _{CE(sa}	at)	- (0.25	Vdc
Input Voltage (off) (V _{CE} = 5.0 V, I _C = 100 μ A)	V _{i(off)}	-1	0.6	_	Vdc
Input Voltage (on) $(V_{CE} = 0.2 \text{ V, I}_{C} = 1.0 \text{ mA})$	V _{i(on)}	COR.	1.0	7 -	Vdc
Output Voltage (on) (V _{CC} = 5.0 V, V _B = 2.5 V, R _L = 1.0 k Ω)	V _{OL}	"NSE!	TIO	0.2	Vdc
Output Voltage (off) (V _{CC} = 5.0 V, V _B = 0.25 V, R _L = 1.0 k Ω)	Voh	4.9	-	_	Vdc
Input Resistor	R1	70	100	130	kΩ
Resistor Ratio	R ₄ /R ₂	2 -	-	_	



(1) SOT-963; 100 mm², 1 oz. copper trace

Figure 1. Derating Curve

TYPICAL CHARACTERISTICS NSBC115TDP6




Figure 6. Input Voltage vs. Output Current






SOT-963 1.00x1.00x0.37, 0.35P CASE 527AD **ISSUE F**


DATE 20 FEB 2024

NOTES:


- DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 2018. 1.
- CONTROLLING DIMENSION: MILLIMETERS.
- MAXIMUM LEAD THICKNESS INCLUDES LEAD FINISH THICKNESS. MINIMUM LEAD THICKNESS IS THE MINIMUM THICKNESS OF BASE MATERIAL.

 DIMENSIONS D AND E DO NOT INCLUDE MOLD FLASH,
- PROTRUSIONS, OR GATE BURRS.






VIFW



MILLIMETERS DIM MIN. $N\square M$. MAX. 0.34 0.37 0.40 Α 0.10 0.15 0.20 h \subset 0.07 0.12 0.17 D 0.95 1.00 1.05 Ε 0.750.80 0.85 0.35 BSC 6 Н 1.00 0.95 1.05 0.19 REF L2 0.05 0.10 0.15



RECOMMENDED MOUNTING FOOTPRINT

*For additional information on our Pb-Free strategy and soldering details, please download the $\square N$ Semiconductor Soldering and Mounting Techniques Reference manual, SDLDERRM/D.

ВПТТПМ

STYLE 1:	STYLE 2:
PIN 1. EMITTER 1	PIN 1. E
2. BASE 1	2. E
COLLECTOR 2	3. B
4. EMITTER 2	4. C
5. BASE 2	5. B
COLLECTOR 1	6. C
STYLE 4:	STYLE 5:

PIN 1. COLLECTOR 2. COLLECTOR

3. BASE 4. EMITTER

STYLE 7: PIN 1. CATHODE 2. ANODE 3. CATHODE 4. CATHODE

5. ANODE 6. CATHODE

2. N/C 3. CATHODE 2

4. ANODE 2

5. N/C

STYLE 10: PIN 1. CATHODE 1

5. COLLECTOR 6. COLLECTOR

'LE 2:	
N 1. EMITTER 1	
EMITTER2	
3. BASE 2	
COLLECTOR 2	
5. BASE 1	
COLLECTOR 1	

PIN 1. CATHODE 2. CATHODE 3. ANODE 4. ANODE

STYLE 8: PIN 1. DRAIN 2. DRAIN

5. CATHODE 6. CATHODE

3. GATE 4. SOURCE

5. DRAIN 6. DRAIN

STYLE 3:
PIN 1. CATHODE 1
CATHODE 1
ANODE/ANODE 2
CATHODE 2
CATHODE 2
6. ANODE/ANODE 1

STYLE 6:

PIN 1. CATHODE 2. ANODE 3. CATHODE 4. CATHODE 5. CATHODE 6. CATHODE

STYLE 9: PIN 1. SOURCE 1 2. GATE 1 3. DRAIN 2 4. SOURCE 2 5. GATE 2 6. DRAIN 1

GENERIC MARKING DIAGRAM*



XX = Specific Device Code = Month Code

*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot "■", may or may not be present. Some products may not follow the Generic Marking.

I	DESCRIPTION:	SOT-963 1.00x1.00x0.37, 0.35P		PAGE 1 OF 1	
	DOCUMENT NUMBER:	98AON26456D	Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.		

onsemi and Onsemi are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries, onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

onsemi, ONSEMI, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. Onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using **onsemi** products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by **onsemi**. "Typical" parameters which may be provided in **onsemi** data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. **onsemi** does not convey any license under any of its intellectual property rights nor the rights of others. **onsemi** products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use **onsemi** products for any such unintended or unauthorized application, Buyer shall indemnify and hold **onsemi** and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that **onsemi** was negligent regarding the design or manufacture of the part. **onsemi** is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

 $\textbf{Technical Library:} \ \underline{www.onsemi.com/design/resources/technical-documentation}$

onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support

For additional information, please contact your local Sales Representative at

www.onsemi.com/support/sales