

ISD4002 SERIES

SINGLE-CHIP, MULTIPLE-MESSAGES

VOICE RECORD/PLAYBACK DEVICES

120-, 150-, 180-, AND 240-SECOND DURATION

1. GENERAL DESCRIPTION	3
2. FEATURES	3
3. BLOCK DIAGRAM	5
4. PIN CONFIGURATION	6
5. PIN DESCRIPTION.....	7
6. FUNCTIONAL DESCRIPTION	12
6.1. Detailed Description	12
6.2. Serial Peripheral Interface (SPI) Description	13
6.2.1 OPCODES	14
6.2.2 SPI Diagrams.....	15
6.2.3 SPI Control and Output Registers.....	16
7. TIMING DIAGRAMS	18
8. ABSOLUTE MAXIMUM RATINGS.....	20
8.1. Operating Conditions.....	21
9. ELECTRICAL CHARACTERISTICS	22
9.1. Parameters For Packaged Parts.....	22
9.2. Parameters For Die.....	25
9.3. SPI AC Parameters.....	26
10. TYPICAL APPLICATION CIRCUIT	27
11. PACKAGING AND DIE INFORMATION	30
11.1. 28-Lead 300-Mil Plastic Small Outline IC (SOIC).....	30
11.2. 28-Lead 600-Mil Plastic Dual Inline Package (PDIP)	31
11.3. 28-Lead 8x13.4mm Plastic Thin Small Outline Package (TSOP) Type 1 - IQC	32
11.4. 28-Lead 8x13.4mm Plastic Thin Small Outline Package (TSOP) Type 1	33
11.5. Die Information	34
12. ORDERING INFORMATION	36
13. VERSION HISTORY	37

1. GENERAL DESCRIPTION

The ISD4002 ChipCorder[®] series provides high-quality, 3-volt, single-chip record/playback solutions for 2- to 4-minute messaging applications ideally for cellular phones and other portable products. The CMOS-based devices include an on-chip oscillator, anti-aliasing filter, smoothing filter, AutoMute[®] feature, audio amplifier, and high density multilevel Flash memory array. The ISD4002 series is designed to be used in a microprocessor- or microcontroller-based system. Address and control are accomplished through a Serial Peripheral Interface (SPI) or Microwire Serial Interface to minimize pin count.


Recordings are stored into the on-chip Flash memory cells, providing zero-power message storage. This unique single-chip solution utilizes Nuvoton's patented multilevel storage technology. Voice and audio signals are directly stored onto memory array in their natural form, providing high-quality voice reproduction.

2. FEATURES


- Single-chip voice record/playback solution
- Single 3 volt supply
- Low-power consumption
 - ❑ Operating current:
 - $I_{CC_Play} = 15 \text{ mA}$ (typical)
 - $I_{CC_Rec} = 25 \text{ mA}$ (typical)
 - ❑ Standby current:
 - $I_{CC_Standby} = 1 \mu\text{A}$ (typical)
- Single-chip durations of 120, 150, 180, and 240 seconds
- High-quality, natural voice/audio reproduction
- AutoMute feature provides background noise attenuation
- No algorithm development required
- Microcontroller SPI or Microwire[™] Serial Interface
- Fully addressable to handle multiple messages
- Non-volatile message storage
- 100K record cycles (typical)
- 100-year message retention (typical)
- On-chip clock source
- Power consumption controlled by SPI or Microwire control register
- Available in die, PDIP, SOIC and TSOP
- Packaged type: Lead-Free

- Temperature:
 - Commercial (die): 0°C to +50°C
 - Commercial (packaged units): 0°C to +70°C
 - Industrial (packaged units): -40°C to +85°C

3. BLOCK DIAGRAM



4. PIN CONFIGURATION



5. PIN DESCRIPTION

PIN NAME	PIN NO.		FUNCTION
	SOIC / PDIP	TSOP	
$\overline{SS}$	1	9	Slave Select: This input, when LOW, will select the ISD4002 device.
MOSI	2	10	Master Out Slave IN: This is the serial input to the ISD4002 device when it is configured as slave. The master microcontroller places data on the MOSI line one half-cycle before the rising edge of SCLK for clocking into the device.
MISO	3	11	Master In Slave Out: This is the serial output of the ISD4002 device. This output goes into a high-impedance state if the device is not selected.
V_{SSA} / V_{SSD}	11, 12, 23 / 4	1, 17, 18 / 12	Ground: The ISD4002 series utilizes separate analog and digital ground busses. The analog ground (V_{SSA}) pins should be tied together as close as possible and connected through a low-impedance path to power supply ground. The digital ground (V_{SSD}) pin should be connected through a separate low-impedance path to power supply ground. These ground paths should be large enough to ensure that the impedance between the V_{SSA} pins and the V_{SSD} pin is less than 3 Ω . The backside of the die is connected to V_{SS} through the substrate. For chip-on-board design, the die attach area must be connected to V_{SS} or left floating.
NC	5-10, 15, 19-22	3, 4, 13-16, 19, 21, 23, 27, 28	Not connected
AUD OUT ^[1]	13	20	Audio Output: This pin provides an audio output of the stored data and is recommended be AC coupled. It is capable of driving a 5 K Ω impedance R_{EXT} .

^[1] The AUD OUT pin is always at 1.2 volts when the device is powered up. When in playback, the output buffer connected to this pin can drive a load as small as 5 K Ω . When in record, a resistor connects AUD OUT to the internal 1.2-volt analog ground supply. This resistor is approximately 850 K Ω , but will vary somewhat according to the sample rate of the device. This relatively high impedance allows this pin to be connected to an audio bus without loading it down.

PIN NAME	PIN NO.		FUNCTION
	SOIC / PDIP	TSOP	
AM CAP	14	22	AutoMute™ Feature: The AutoMute feature only applies for playback operation and helps to minimize noise (with 6 dB of attenuation) when there is no signal (i.e. during periods of silence). A 1 μF capacitor to ground is recommended to connect to the AM CAP pin. This capacitor becomes a part of an internal peak detector which senses the signal amplitude. This peak level is compared to an internally set threshold to determine the AutoMute trip point. For large signals, the AutoMute attenuation is set to 0 dB automatically but 6 dB of attenuation occurs for silence. The 1 μF capacitor also affects the rate at which the AutoMute feature changes with the signal amplitude (or the attack time). The AutoMute feature can be disabled by connecting the AM CAP pin directly to V_{CCA}.
ANA IN-	16	24	Inverting Analog Input: This pin transfers the signal into the device during recording via differential-input mode. In this differential-input mode, a 16 mVp-p maximum input signal should be capacitively coupled to ANA IN- for optimal signal quality, as shown in Figure 1: ANA IN Modes. This capacitor value should be equal to that used on ANA IN+ pin. The input impedance at ANA IN- is normally 56 KΩ. In the single-ended mode, ANA IN- should be capacitively coupled to V_{SSA} through a capacitor equal to that used on the ANA IN+ pin.
ANA IN+	17	25	Non-Inverting Analog Input: This pin is the non-inverting analog input that transfers the signal to the device for recording. The analog input amplifier can be driven single ended or differentially. In the single-ended input mode, a 32 mVp-p (peak-to-peak) maximum signal should be capacitively connected to this pin for optimal signal quality. The external capacitor associated with ANA IN+ together with the 3 KΩ input impedance are selected to give cutoff at the low frequency end of the voice passband. In the differential-input mode, the maximum input signal at ANA IN+ should be 16 mVp-p capacitively coupled for optimal signal quality. The circuit connections for the two modes are shown in Figure 1.

PIN NAME	PIN NO.		FUNCTION
	SOIC / PDIP	TSOP	
V_{CCA} / V_{CCD}	18 / 27	26 / 7	Supply Voltage: To minimize noises, the analog and digital circuits in the ISD4002 devices use separate power busses. These +3V busses are brought out to separate pins and should be tied together as close to the supply as possible. In addition, these supplies should be decoupled as close to the package as possible.
RAC	24	2	Row Address Clock: This is an open drain output that provides the signal of a ROW with a 200 ms period for 8 KHz sampling frequency. (This represents a single row of memory) This signal stays HIGH for 175 ms and stays LOW for 25 ms when it reaches the end of a row. The RAC pin stays HIGH for 109.37 μsec and stays LOW for 15.63 μsec in Message Cueing mode (see Message Cueing section for detailed description). Refer to the AC Parameters table for RAC timing information at other sample rates. When a record command is first initiated, the RAC pin remains HIGH for an extra T_{RACL} period. This is due to the need of loading the internal sample and hold circuits in the device. This pin can be used for message management techniques. A pull-up resistor is required to connect to other device.
$\overline{\text{INT}}$	25	5	Interrupt: This is an open drain output pin. This pin goes LOW and stays LOW when an Overflow (OVF) or End of Message (EOM) marker is detected. Each operation that ends with an EOM or OVF will generate an interrupt. The interrupt will be cleared the next time an SPI cycle is initiated. The interrupt status can also be read by an R_{INT} instruction. A pull-up resistor is required to connect to other device. <i>Overflow Flag (OVF)</i> – The Overflow flag indicates that the end of memory has been reached during a record or playback operation. <i>End of Message (EOM)</i> – The End of Message flag is set only during playback operation when an EOM is found. There are eight EOM flag position options per row.

ISD4002 SERIES

nuvoTon

PIN NAME	PIN NO.		FUNCTION															
	SOIC / PDIP	TSOP																
XCLK	26	6	External Clock Input: The ISD4002 series is configured at the factory with an internal sampling clock frequency centered to ± 1 percent of specification. The frequency is then maintained to a variation of ± 2.25 percent over the entire commercial temperature and operating voltage ranges. The internal clock has a $-6/+4$ percent tolerance over the industrial temperature and voltage ranges. A regulated power supply is recommended for industrial temperature range parts. If greater precision is required, the device can be clocked through the XCLK pin as follows: <table><tr><th>Part Number</th><th>Sample Rate</th><th>Required Clock</th></tr><tr><td>ISD4002-120</td><td>8.0 kHz</td><td>1024 kHz</td></tr><tr><td>ISD4002-150</td><td>6.4 kHz</td><td>819.2 kHz</td></tr><tr><td>ISD4002-180</td><td>5.3 kHz</td><td>682.7 kHz</td></tr><tr><td>ISD4002-240</td><td>4.0 kHz</td><td>512 kHz</td></tr></table> These recommended clock rates should not be varied because the anti-aliasing and smoothing filters are fixed. Otherwise, aliasing problems can occur if the sample rate differs from the one recommended. The duty cycle on the input clock is not critical, as the clock is immediately divided by two. If the XCLK is not used, this input must be connected to ground.	Part Number	Sample Rate	Required Clock	ISD4002-120	8.0 kHz	1024 kHz	ISD4002-150	6.4 kHz	819.2 kHz	ISD4002-180	5.3 kHz	682.7 kHz	ISD4002-240	4.0 kHz	512 kHz
Part Number	Sample Rate	Required Clock																
ISD4002-120	8.0 kHz	1024 kHz																
ISD4002-150	6.4 kHz	819.2 kHz																
ISD4002-180	5.3 kHz	682.7 kHz																
ISD4002-240	4.0 kHz	512 kHz																
SCLK	28	8	Serial Clock: This is the input clock to the ISD4002 device. It is generated by the master device (typically microcontroller) and is used to synchronize the data transfer in and out of the device through the MOSI and MISO lines, respectively. Data is latched into the ISD4002 on the rising edge of SCLK and shifted out of the device on the falling edge of SCLK.															

Publication Release Date: Nov 6, 2008

Revision 1.41




FIGURE 1: ISD4002 SERIES ANA IN MODES




FIGURE 2: RAC TIMING WAVEFORM DURING NORMAL OPERATION
(example of 8KHz sampling rate)

6. FUNCTIONAL DESCRIPTION

6.1. DETAILED DESCRIPTION

Audio Quality

The Nuvoton's ISD4002 ChipCorder® series is offered at 8.0, 6.4, 5.3 and 4.0 kHz sampling frequencies, allowing the user a choice of speech quality options. Increasing the sampling frequency will produce better sound quality, but affects duration. Please refer to Table 1: Product Summary for details.

Analog speech samples are stored directly into on-chip non-volatile memory without the digitization and compression associated with other solutions. Direct analog storage provides higher quality reproduction of voice, music, tones, and sound effects than other solid-state solutions.

Duration

The ISD4002 Series is a single-chip solution with 120, 150, 180, and 240 seconds duration.

TABLE 1: PRODUCT SUMMARY OF ISD4002 SERIES

Part Number	Duration (Seconds)	Sample Rate (kHz)	Typical Filter Pass Band (kHz) *
ISD4002-120	120	8.0	3.4
ISD4002-150	150	6.4	2.7
ISD4002-180	180	5.3	2.3
ISD4002-240	240	4.0	1.7

* This is the -3dB point. This parameter is not checked during production testing and may vary due to process variations and other factors. Therefore, the customer should not rely upon this value for testing purposes.

Flash Storage

The ISD4002 series utilizes on-chip Flash memory, providing zero-power message storage. The message is retained for up to 100 years typically without power. In addition, the device can be re-recorded typically over 100,000 times.

Memory Architecture

The ISD4002 series contains a total of 960K Flash memory cells, which is organized as 600 rows of 1,600 cells each.

Microcontroller Interface

A four-wire (SCLK, MOSI, MISO & $\overline{SS}$) SPI interface is provided for controlling and addressing functions. The ISD4002 is configured to operate as a peripheral slave device, with a microcontroller-based SPI bus interface. Read and write operations are controlled through this SPI interface. An interrupt signal (INT) and internal read only Status Register are provided for handshake purposes.

Programming

The ISD4002 series is also ideal for playback-only applications, where single- or multiple-messages playback is controlled through the SPI port. Once the desired message configuration is created, duplicates can easily be generated via a programmer.

6.2. SERIAL PERIPHERAL INTERFACE (SPI) DESCRIPTION

The ISD4002 series operates via SPI serial interface with the following protocol.

First, the data transfer protocol assumes that the microcontroller's SPI shift registers are clocked on the falling edge of the SCLK. However, for the ISD4002, the protocols are as follows:

1. All serial data transfers begin with the falling edge of $\overline{SS}$ pin.
2. $\overline{SS}$ is held LOW during all serial communications and held HIGH between instructions.
3. Data is clocked in on the rising edge of the SCLK signal and clocked out on the falling edge of the SCLK signal, with LSB first.
4. Playback and record operations are initiated when the device is enabled by asserting the $\overline{SS}$ pin LOW, shifting in an opcode and an address data to the ISD4002 device (refer to the Opcode Summary in the following page).
5. The opcodes contain <11 address bits> and <5 control bits>.
6. Each operation that ends with an EOM or Overflow will generate an interrupt. The Interrupt will be cleared the next time a SPI cycle is initiated.
7. As Interrupt data is shifted out of the MISO pin, control and address data are simultaneously shifted into the MOSI pin. Care should be taken such that the data shifted in is compatible with current system operation. Because it is possible to read an interrupt data and start a new operation within the same SPI cycle.
8. An operation begins with the RUN bit set and ends with the RUN bit reset.
9. All operations begin after the rising edge of $\overline{SS}$.

6.2.1 OPCODES

The available Opcodes are summarized as follows:

TABLE 2: OPCODE SUMMARY

Instructions	OpCodes		Descriptions
	Address (11 bits) <A0 – A9, 0>	Control bits (5 bits) C0 C1 C2 C3 C4	
POWERUP	<XXXXXXXXXX>	0 0 1 0 0	Power-Up: Device will be ready for an operation after T_{PUD} .
SETPLAY	<A0 – A9, 0>	0 0 1 1 1	Initiates playback from address <A0-A9>.
PLAY		0 1 1 1 1	Playback from the current address (until EOM or OVF).
SETREC	<A0 – A9, 0>	0 0 1 0 1	Initiates a record operation from address <A0-A9>.
REC		0 1 1 0 1	Records from current address until OVF is reached or Stop command is sent.
SETMC	<A0 – A9, 0>	1 0 1 1 1	Initiates Message Cueing (MC) from address <A0-A9>.
MC ^[2]		1 1 1 1 1	Performs a Message Cueing from current location. Proceeds to the end of message (EOM) or enters OVF condition if no more messages are present.
STOP	<XXXXXXXXXX>	0 1 1 X 0	Stops the current operation.
STOPWRDN	<XXXXXXXXXX>	X 1 0 X 0	Stops the current operation and enters into standby (power-down) mode.
RINT ^[3]	<XXXXXXXXXX>	0 1 1 X 0	Read Interrupt status bits: Overflow and EOM.

Notes:

C0 = Message cueing

C1 = Ignore address bit

C2 = Master power control

C3 = Record or playback operation

C4 = Enable or disable an operation

^[2] Message Cueing can be selected only at the beginning of a playback operation.

^[3] As the Interrupt data is shifted out of the ISD4002, control and address data are being shifted in. Care should be taken such that the data shifted in is compatible with current system operation. It is possible to read interrupt data and start a new operation at the same time. See Figures 5 - 8 for references.

6.2.2 SPI Diagrams




FIGURE 3: SPI INTERFACE SIMPLIFIED BLOCK DIAGRAM

The following diagram describes the SPI port and the control bits associated with it.




FIGURE 4: SPI PORT

6.2.3 SPI Control and Output Registers

The SPI control register provides control of individual device functions such as play, record, message cueing, power-up and power-down, start and stop operations, and ignore address pointers.

TABLE 3: SPI CONTROL REGISTERS

Control Bit	Control Register	Bit	Device Function
C0	MC		Message Cueing function
		= 1	Enable Message Cueing
		= 0	Disable Message Cueing
C1	IAB ^[4]		Ignore Address bit
		= 1	Ignore input address register (A0-A9)
		= 0	Use the input address register (A0-A9)
C2	PU		Power Up bit
		= 1	Power-Up
		= 0	Power-Down
C3	P/R		Playback or Record bit
		= 1	Play
		= 0	Record
C4	RUN		Enable or Disable an operation
		= 1	Start
		= 0	Stop
Address Bits	A0-A9		Input address register

TABLE 4: SPI OUTPUT REGISTERS

Output Bits	Description
OVF	Overflow
EOM	End-of-Message
P0-P9	Output of the row pointer register

^[4] When IAB (Ignore Address Bit) is set to 0, a playback or record operation starts from address (A0-A9). For consecutive playback or record, IAB should be changed to a 1 before the end of that row (see RAC timing). Otherwise the ISD4002 will repeat the operation from the same row address. For memory management, the Row Address Clock (RAC) signal and IAB can be used to move around the memory segments.

Message Cueing

Message cueing (MC) allows the user to skip through messages, without knowing the actual physical location of the messages. It will stop when an EOM marker is reached. Then, the internal address counter will point to the next message. Also, it will enter into OVF condition when it reaches the end of memory. In this mode, the messages are skipped 1,600 times faster than the normal playback mode.

Power-Up Sequence

The ISD4002 will be ready for an operation after power-up command is sent and followed by the T_{PUD} timing (25 ms for 8 KHz sampling rate). Refer to the AC timing table for other T_{PUD} values with respect to different sampling rates.

The following sequences are recommended for optimized Record and Playback operations.

Record Mode

1. Send POWERUP command.
2. Wait T_{PUD} (power-up delay).
3. Send POWERUP command.
4. Wait $2 \times T_{PUD}$ (power-up delay).
5. a). Send SETREC command with address xx, or
b). Send REC command (recording from current location).
6. Send STOP command to stop recording.
7. Wait $T_{STOP/PAUSE}$.

For 5.a), the device will start recording at address xx and will generate an interrupt when an overflow (end of memory array) is reached, if no STOP command is sent before that. Then, it will automatic stop recording operation.

Playback Mode

1. Send POWERUP command
2. Wait T_{PUD} (power-up delay)
3. a). Send SETPLAY command with address xx, or
b). Send PLAY command (playback from current location).
4. a). Send STOP command to halt the playback operation, or
b). Wait for playback operation to stop automatically, when an EOM or OVF is reached.
5. Wait $T_{STOP/PAUSE}$.

For 3.a), the device will start playback at address xx and it will generate an interrupt when an EOM or OVF is reached. It will then stop playback operation.

7. TIMING DIAGRAMS




FIGURE 5: TIMING DIAGRAM




FIGURE 6: 8-BIT COMMAND FORMAT




FIGURE 7: 16-BIT COMMAND FORMAT




FIGURE 8: PLAYBACK/RECORD AND STOP CYCLE

8. ABSOLUTE MAXIMUM RATINGS

TABLE 5: ABSOLUTE MAXIMUM RATINGS (PACKAGED PARTS)

CONDITIONS	VALUES
Junction temperature	150°C
Storage temperature range	-65°C to +150°C
Voltage applied to any pin	(V _{SS} -0.3V) to (V _{CC} +0.3V)
Voltage applied to any pin (Input current limited to ±20mA)	(V _{SS} -1.0V) to (V _{CC} +1.0V)
Voltage applied to MOSI, SCLK, and $\overline{SS}$ pins (Input current limited to ±20mA)	(V _{SS} -1.0V) to 5.5V
Lead temperature (soldering – 10 seconds)	300°C
V _{CC} – V _{SS}	-0.3V to +7.0V

TABLE 6: ABSOLUTE MAXIMUM RATINGS (DIE)

CONDITIONS	VALUES
Junction temperature	150°C
Storage temperature range	-65°C to +150°C
Voltage applied to any pad	(V _{SS} -0.3V) to (V _{CC} +0.3V)
Voltage applied to any pad (Input current limited to ±20 mA)	(V _{SS} -1.0V) to (V _{CC} +1.0V)
Voltage applied to MOSI, SCLK, and $\overline{SS}$ pins (Input current limited to ±20mA)	(V _{SS} -1.0V) to 5.5V
V _{CC} – V _{SS}	-0.3V to +7.0V

Note: Stresses above those listed may cause permanent damage to the device. Exposure to the absolute maximum ratings may affect device reliability and performance. Functional operation is not implied at these conditions.

8.1. OPERATING CONDITIONS

TABLE 7: OPERATING CONDITIONS (PACKAGED PARTS)

CONDITION	VALUE
Commercial operating temperature range (Case temperature)	0°C to +70°C
Industrial operating temperature (Case temperature)	-40°C to +85°C
Supply voltage (V_{CC}) ^[1]	+2.7V to +3.3V
Ground voltage (V_{SS}) ^[2]	0V

TABLE 8: OPERATING CONDITIONS (DIE)

CONDITION	VALUE
Commercial operating temperature range	0°C to +50°C
Supply voltage (V_{CC}) ^[1]	+2.7V to +3.3V
Ground voltage (V_{SS}) ^[2]	0V

^[1] $V_{CC} = V_{CCA} = V_{CCD}$

^[2] $V_{SS} = V_{SSA} = V_{SSD}$

9. ELECTRICAL CHARACTERISTICS

9.1. PARAMETERS FOR PACKAGED PARTS

TABLE 9: DC PARAMETERS

PARAMETER	SYMBOL	MIN ^[2]	TYP ^[1]	MAX ^[2]	UNITS	CONDITIONS
Input Low Voltage	V_{IL}			$V_{CC} \times 0.2$	V	
Input High Voltage	V_{IH}	$V_{CC} \times 0.8$			V	
Output Low Voltage	V_{OL}			0.4	V	$I_{OL} = 10 \mu A$
RAC, INT Output Low Voltage	V_{OL1}			0.4	V	$I_{OL} = 1 \text{ mA}$
Output High Voltage	V_{OH}	$V_{CC} \times 0.4$			V	$I_{OH} = -10 \mu A$
V_{CC} Current (Operating) - Playback - Record	I_{CC}		15	30	mA	$R_{EXT} = \infty$ ^[3]
			25	40	mA	$R_{EXT} = \infty$ ^[3]
V_{CC} Current (Standby)	I_{SB}		1	10	μA	^[3] ^[4]
Input Leakage Current	I_{IL}			± 1	μA	
MISO Tristate Current	I_{HZ}		1	10	μA	
Output Load Impedance	R_{EXT}	5			K Ω	
ANA IN+ Input Resistance	$R_{ANA IN+}$	2.2	3.0	3.8	K Ω	
ANA IN- Input Resistance	$R_{ANA IN-}$	40	56	71	K Ω	
ANA IN+ or ANA IN- to AUD OUT Gain	A_{ARP}	20	23	26	dB	1 KHz sinewave input ^[5]

Notes:

^[1] Typical values @ $T_A = 25^\circ C$ and $V_{CC} = 3.0V$.

^[2] All Min/Max limits are guaranteed by Nuvoton via electrical testing or characterization. Not all specifications are 100 percent tested.

^[3] V_{CCA} and V_{CCD} connected together.

^[4] $\overline{SS} = V_{CCA} = V_{CCD}$, $XCLK = MOSI = V_{SSA} = V_{SSA}$ and all other pins floating.

^[5] Measured with AutoMute feature disabled.

TABLE 10: AC PARAMETERS (Packaged Parts)

CHARACTERISTIC	SYMBOL	MIN ^[2]	TYP ^[1]	MAX ^[2]	UNITS	CONDITIONS
Sampling Frequency ISD4002-120 ISD4002-150 ISD4002-180 ISD4002-240	F _S		8.0 6.4 5.3 4.0		KHz KHz KHz KHz	[5] [5] [5] [5]
Filter Pass Band ISD4002-120 ISD4002-150 ISD4002-180 ISD4002-240	F _{CF}		3.4 2.7 2.3 1.7		KHz KHz KHz KHz	3 dB Roll-Off Point ^{[3][7]} 3 dB Roll-Off Point ^{[3][7]} 3 dB Roll-Off Point ^{[3][7]} 3 dB Roll-Off Point ^{[3][7]}
Record Duration ISD4002-120 ISD4002-150 ISD4002-180 ISD4002-240	T _{REC}		120 150 180 240		sec sec sec sec	[6] [6] [6] [6]
Playback Duration ISD4002-120 ISD4002-150 ISD4002-180 ISD4002-240	T _{PLAY}		120 150 180 240		sec sec sec sec	[6] [6] [6] [6]
Power-Up Delay ISD4002-120 ISD4002-150 ISD4002-180 ISD4002-240	T _{PUD}		25 31.25 37.5 50		msec msec msec msec	
Stop or Pause in Record or Play ISD4002-120 ISD4002-150 ISD4002-180 ISD4002-240	T _{STOP} or T _{PAUSE}		50 62.5 75 100		msec msec msec msec	
RAC Clock Period ISD4002-120 ISD4002-150 ISD4002-180 ISD4002-240	T _{RAC}		200 250 300 400		msec msec msec msec	[10] [10] [10] [10]
RAC Clock Low Time ISD4002-120 ISD4002-150 ISD4002-180 ISD4002-240	T _{RACL}		25 31.25 37.5 50		msec msec msec msec	
RAC Clock Period in Message Cueing Mode ISD4002-120 ISD4002-150 ISD4002-180 ISD4002-240	T _{RACM}		125 156.3 187.5 250		μsec μsec μsec μsec	
RAC Clock Low Time in Message Cueing Mode ISD4002-120 ISD4002-150 ISD4002-180 ISD4002-240	T _{RACML}		15.63 19.53 23.44 31.25		μsec μsec μsec μsec	
Total Harmonic Distortion	THD		1	2	%	@ 1 KHz sinewave
ANA IN Input Voltage	V _{IN}			32	mV	Peak-to-Peak ^{[4][8][9]}

Notes:

- [1] Typical values @ $T_A = 25^{\circ}\text{C}$, $V_{CC} = 3.0\text{V}$ and timing measurement at 50%.
- [2] All Min/Max limits are guaranteed by Nuvoton via electrical testing or characterization. Not all specifications are 100 percent tested.
- [3] Low-frequency cutoff depends upon the value of external capacitors (see Pin Descriptions)
- [4] Single-ended input mode. In the differential input mode, V_{IN} maximum for ANA IN+ and ANA IN- is 16 mVp-p.
- [5] Sampling Frequency can vary as much as ± 2.25 percent over the commercial temperature and voltage ranges, and $-6/+4$ percent over the industrial temperature and voltage ranges. For greater stability, an external clock can be utilized (see Pin Descriptions)
- [6] Playback and Record Duration can vary as much as ± 2.25 percent over the commercial temperature and voltage ranges, and $-6/+4$ percent over the industrial temperature and voltage ranges. For greater stability, an external clock can be utilized (see Pin Descriptions)
- [7] Filter specification applies to the antialiasing filter and the smoothing filter. Therefore, from input to output, expect a 6 dB drop by nature of passing through both filters.
- [8] The typical output voltage will be approximately 450 mVp-p with V_{IN} at 32 mVp-p.
- [9] For optimal signal quality, this maximum limit is recommended.
- [10] When a record command is sent, $T_{RAC} = T_{RAC} + T_{RACL}$ on the first row address.

9.2. PARAMETERS FOR DIE

TABLE 11: DC PARAMETERS

PARAMETERS ^[6]	SYMBOL	MIN ^[2]	TYP ^[1]	MAX ^[2]	UNITS	CONDITIONS
V _{CC} Current (Operating)	I _{CC}					
-Playback			15	30	mA	R _{EXT} = ∞ ^[3]
-Record			25	40	mA	R _{EXT} = ∞ ^[3]
V _{CC} Current (Standby)	I _{SB}		1	10	μA	^[3] ^[4]
Total Harmonic Distortion	THD		1	2	%	@ 1 KHz sinewave
ANA IN+ or ANA IN- to AUD OUT Gain	A _{ARP}	20	23	26	dB	^[5]

Notes:

- ^[1] Typical values @ T_A = 25°C and V_{CC} = 3.0V.
- ^[2] All Min/Max limits are guaranteed by Nuvoton via electrical testing or characterization. Not all specifications are 100 percent tested.
- ^[3] V_{CCA} and V_{CCD} connected together.
- ^[4] SS = V_{CCA} = V_{CCD}, XCLK = MOSI = V_{SSA} = V_{SSA} and all other pins floating.
- ^[5] Measured with AutoMute feature disabled.
- ^[6] The test coverage for die is limited to room temperature testing. The test conditions may differ from that of packaged parts.

9.3. SPI AC PARAMETERS


TABLE 12: AC PARAMETERS^[1]

PARAMETER	SYMBOL	MIN	TYP	MAX	UNITS	CONDITIONS
SS Setup Time	T_{SSS}	500			nsec	
SS Hold Time	T_{SSH}	500			nsec	
Data in Setup Time	T_{DIS}	200			nsec	
Data in Hold Time	T_{DIH}	200			nsec	
Output Delay	T_{PD}			500	nsec	
Output Delay to HighZ ^[2]	T_{DF}			500	nsec	
SS HIGH	T_{SSmin}	1			μsec	
SCLK High Time	T_{SCKhi}	400			nsec	
SCLK Low Time	T_{SCKlow}	400			nsec	
CLK Frequency	F_0			1,000	KHz	

Notes:

^[1] Typical values @ $T_A = 25^\circ\text{C}$, $V_{CC} = 3.0\text{V}$ and timing measurement at 50%.

^[2] Tri-state test condition.



These application examples are for illustration purposes only. Nuvoton makes no representation or warranty that such application will be suitable for production. Make sure all bypass capacitors are as close as possible to the package.





ISD4002 SERIES

nuvoTon





FIGURE 11: APPLICATION EXAMPLE USING SPI PORT ON MICROCONTROLLER

Publication Release Date: Nov 6, 2008
Revision 1.41

11. PACKAGING AND DIE INFORMATION


11.1. 28-LEAD 300-MIL PLASTIC SMALL OUTLINE IC (SOIC)



	INCHES			MILLIMETERS		
	Min	Nom	Max	Min	Nom	Max
A	0.701	0.706	0.711	17.81	17.93	18.06
B	0.097	0.101	0.104	2.46	2.56	2.64
C	0.292	0.296	0.299	7.42	7.52	7.59
D	0.005	0.009	0.0115	0.127	0.22	0.29
E	0.014	0.016	0.019	0.35	0.41	0.48
F		0.050			1.27	
G	0.400	0.406	0.410	10.16	10.31	10.41
H	0.024	0.032	0.040	0.61	0.81	1.02


Note: Lead coplanarity to be within 0.004 inches.

11.2. 28-LEAD 600-MIL PLASTIC DUAL INLINE PACKAGE (PDIP)




	INCHES			MILLIMETERS		
	Min	Nom	Max	Min	Nom	Max
A	1.445	1.450	1.455	36.70	36.83	36.96
B1		0.150			3.81	
B2	0.065	0.070	0.075	1.65	1.78	1.91
C1	0.600		0.625	15.24		15.88
C2	0.530	0.540	0.550	13.46	13.72	13.97
D			0.19			4.83
D1	0.015			0.38		
E	0.125		0.135	3.18		3.43
F	0.015	0.018	0.022	0.38	0.46	0.56
G	0.055	0.060	0.065	1.40	1.52	1.62
H		0.100			2.54	
J	0.008	0.010	0.012	0.20	0.25	0.30
S	0.070	0.075	0.080	1.78	1.91	2.03
q	0°		15°	0°		15°

11.3. 28-LEAD 8X13.4MM PLASTIC THIN SMALL OUTLINE PACKAGE (TSOP) TYPE 1 - IQC



Symbol	Dimension in Inches			Dimension in mm		
	Min.	Nom.	Max.	Min.	Nom.	Max.
A	—	—	0.047	—	—	1.20
A1	0.002	—	0.006	0.05	—	0.15
A2	0.035	0.040	0.041	0.95	1.00	1.05
b	0.007	0.008	0.011	0.17	0.20	0.27
c	0.004	0.006	0.008	0.10	0.15	0.21
D	0.461	0.465	0.469	11.70	11.80	11.90
E	0.311	0.315	0.319	7.90	8.00	8.10
Hb	0.520	0.528	0.536	13.20	13.40	13.60
e	—	0.022	—	—	0.55	—
L	0.020	0.024	0.028	0.50	0.60	0.70
L1	—	0.031	—	—	0.80	—
Y	0.000	—	0.004	0.00	—	0.10
θ	0	3	5	0	3	5

11.4. 28-LEAD 8X13.4MM PLASTIC THIN SMALL OUTLINE PACKAGE (TSOP) TYPE 1




	INCHES			MILLIMETERS		
	Min	Nom	Max	Min	Nom	Max
A	0.520	0.528	0.535	13.20	13.40	13.60
B	0.461	0.465	0.469	11.70	11.80	11.90
C	0.311	0.315	0.319	7.90	8.00	8.10
D	0.002		0.006	0.05		0.15
E	0.007	0.009	0.011	0.17	0.22	0.27
F		0.0217			0.55	
G	0.037	0.039	0.041	0.95	1.00	1.05
H	0°	3°	6°	0°	3°	6°
I	0.020	0.022	0.028	0.50	0.55	0.70
J	0.004		0.008	0.10		0.21

Note: Lead coplanarity to be within 0.004 inches.

11.5. DIE INFORMATION

ISD4002 Series

- Die Dimensions ^[1]
 - X: 166.6 ± 1 mils
 - Y: 222.5 ± 1 mils
- Die Thickness ^[2]
 - 11.5 ± 0.5 mils
- Pad Opening
 - Single pad opening: $90 \times 90 \mu\text{m}$
 - Double pad opening: $180 \times 90 \mu\text{m}$



Notes:

- ^[1] The backside of die is internally connected to V_{SS} . It **MUST NOT** be connected to any other potential or damage may occur.
- ^[2] Die thickness is subject to change, please contact Nuvoton as this thickness may change in the future.
- ^[3] Double bond is recommended if treated as one single pad.

ISD4002 SERIES PAD COORDINATIONS

(with respect to die center)

Pad	Pad Description	X Axis (μm)	Y Axis (μm)
V _{SSA}	Analog Ground	1885.7	2606.7
RAC	Row Address Clock	1483.8	2606.7
$\overline{\text{INT}}$	Interrupt	794.8	2606.7
XCLK	External Clock Input	564.8	2606.7
V _{CCD}	Digital Power Supply	384.9	2606.7
V _{CCD}	Digital Power Supply	169.5	2606.7
SCLK	Slave Clock	-14.7	2606.7
$\overline{\text{SS}}$	Slave Select	-198.1	2606.7
MOSI	Master Out Slave In	-1063.7	2606.7
MISO	Master In Slave Out	-1325.6	2606.7
V _{SSD}	Digital Ground	-1665.3	2606.7
V _{SSD}	Digital Ground	-1836.9	2606.7
V _{SSA} ^[1]	Analog Ground	-1943.1	-2607.4
V _{SSA} ^[1]	Analog Ground	-1853.1	-2607.4
V _{SSA}	Analog Ground	-1599.9	-2607.4
AUD OUT	Audio Output	281.9	-2607.4
AM CAP	AutoMute	577.3	-2607.4
ANA IN-	Inverting Analog Input	1449.3	-2607.4
ANA IN+	Noninverting Analog Input	1603.5	-2607.4
V _{CCA} ^[1]	Analog Power Supply	1853.5	-2607.4
V _{CCA} ^[1]	Analog Power Supply	1943.8	-2607.4


Note:

^[1] Double bond recommended if treated as one pad.

ISD4002 SERIES

nuvoton

12. ORDERING INFORMATION



When ordering the devices, please refer to the following valid ordering numbers and contact the local Nuvoton Sales Representatives for availability.

Type	Duration	120 seconds		150 seconds		180 seconds		240 seconds	
	Package	Part #	Order #	Part #	Order #	Part #	Order #	Part #	Order #
Lead-Free	Die	ISD4002-120X	I4212X	ISD4002-150X	I4215X	ISD4002-180X	I4218X	ISD4002-240X	I4224X
	PDIP	ISD4002-120PY	I4212PY	ISD4002-150PY	I4215PY	ISD4002-180PY	I4218PY	ISD4002-240PY	I4224PY
	SOIC	ISD4002-120SY	I4212SY	ISD4002-150SY	I4215SY	ISD4002-180SY	I4218SY	ISD4002-240SY	I4224SY
		ISD4002-120SYI	I4212SYI	ISD4002-150SYI	I4215SYI	ISD4002-180SYI	I4218SYI	ISD4002-240SYI	I4224SYI
	TSOP	ISD4002-120EY	I4212EY	ISD4002-150EY	I4215EY	ISD4002-180EY	I4218EY	ISD4002-240EY	I4224EY
		ISD4002-120EYI	I4212EYI	ISD4002-150EYI	I4215EYI	ISD4002-180EYI	I4218EYI	ISD4002-240EYI	I4224EYI

For the latest product information, access Nuvoton worldwide website at <http://www.Nuvoton-usa.com>

Publication Release Date: Nov 6, 2008

Revision 1.41

13. VERSION HISTORY

VERSION	DATE	DESCRIPTION
0	June 2000	Initial version
1	Sep. 2003	Reformat the document. Add note for typical filter pass band. Add memory architecture description. Remove all CSP info. Revise RAC timing parameter for MC. Revise AutoMute: playback only. Revise SPI, opcodes sections, record & playback steps. Rename T_{RACLO} to T_{RACL} . Revise A_{ARP} parameter. Revise DC & AC parameters tables for die. Revise die information: pad opening and (x,y) coordinates. Figures 9-11: revise V_{CCA} and V_{CCD} pin #.
1.1	Mar. 2005	Add lead-free parts. Revise AM CAP name in block diagram. Update table no. for AC parameter. Revise the Ordering information. Revise disclaim section.
1.2	Apr. 2005	Standardize disclaim section.
1.3	Oct. 2005	Revise Packaging information.
1.4	May 2007	Remove the leaded package option Remove the extended temperature option Update the external clock description Revise Ordering Information section
1.41	Oct 16, 2008	Change Logo. MISO is not open drain.

ISD4002 SERIES

nuvoTon

Nuvoton products are not designed, intended, authorized or warranted for use as components in systems or equipment intended for surgical implantation, atomic energy control instruments, airplane or spaceship instruments, transportation instruments, traffic signal instruments, combustion control instruments, or for other applications intended to support or sustain life. Furthermore, Nuvoton products are not intended for applications wherein failure of Nuvoton products could result or lead to a situation wherein personal injury, death or severe property or environmental damage could occur.

Nuvoton customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Nuvoton for any damages resulting from such improper use or sales.

The contents of this document are provided only as a guide for the applications of Nuvoton products. Nuvoton makes no representation or warranties with respect to the accuracy or completeness of the contents of this publication and reserves the right to discontinue or make changes to specifications and product descriptions at any time without notice. No license, whether express or implied, to any intellectual property or other right of Nuvoton or others is granted by this publication. Except as set forth in Nuvoton's Standard Terms and Conditions of Sale, Nuvoton assumes no liability whatsoever and disclaims any express or implied warranty of merchantability, fitness for a particular purpose or infringement of any Intellectual property.

The contents of this document are provided "AS IS", and Nuvoton assumes no liability whatsoever and disclaims any express or implied warranty of merchantability, fitness for a particular purpose or infringement of any Intellectual property. In no event, shall Nuvoton be liable for any damages whatsoever (including, without limitation, damages for loss of profits, business interruption, loss of information) arising out of the use of or inability to use the contents of this documents, even if Nuvoton has been advised of the possibility of such damages.

Application examples and alternative uses of any integrated circuit contained in this publication are for illustration only and Nuvoton makes no representation or warranty that such applications shall be suitable for the use specified.

The 100-year retention and 100K record cycle projections are based upon accelerated reliability tests, as published in the Nuvoton Reliability Report, and are neither warranted nor guaranteed by Nuvoton. This product incorporates SuperFlash®.

Information contained in this ISD® ChipCorder® datasheet supersedes all data for the ISD ChipCorder products published by ISD® prior to August, 1998.

This datasheet and any future addendum to this datasheet is(are) the complete and controlling ISD® ChipCorder® product specifications. In the event any inconsistencies exist between the information in this and other product documentation, or in the event that other product documentation contains information in addition to the information in this, the information contained herein supersedes and governs such other information in its entirety. This datasheet is subject to change without notice.

Copyright© 2005, Nuvoton Technology Corporation. All rights reserved. ChipCorder® and ISD® are trademarks of Nuvoton Technology Corporation. SuperFlash® is the trademark of Silicon Storage Technology, Inc. All other trademarks are properties of their respective owners.

Headquarters

No. 4, Creation Rd. III
Science-Based Industrial Park,
Hsinchu, Taiwan
TEL: 886-3-5770066
FAX: 886-3-5665577
<http://www.Nuvoton.com.tw/>

Nuvoton Technology Corporation America

2727 North First Street, San Jose,
CA 95134, U.S.A.
TEL: 1-408-9436666
FAX: 1-408-5441797
<http://www.Nuvoton-usa.com/>

Technology Electronics (Shanghai) Ltd.

27F, 299 Yan An W. Rd. Shanghai,
200336 China
TEL: 86-21-62365999
FAX: 86-21-62356998

Taipei Office

9F, No. 480, Pueiguang Rd.
Neihu District
Taipei, 114 Taiwan
TEL: 886-2-81777168
FAX: 886-2-87153579

Nuvoton Technology Corporation Japan

7F Daini-ueno BLDG. 3-7-18
Shinyokohama Kohokuku,
Yokohama, 222-0033
TEL: 81-45-4781881
FAX: 81-45-4781800

Nuvoton Technology (H.K.) Ltd.

Unit 9-15, 22F, Millennium City,
No. 378 Kwun Tong Rd.,
Kowloon, Hong Kong
TEL: 852-27513100
FAX: 852-27552064

Please note that all data and specifications are subject to change without notice.
All the trademarks of products and companies mentioned in this datasheet belong to their respective owners.

Publication Release Date: Nov 6, 2008

Revision 1.41