

74F399

Quad 2-Port Register

General Description

The 74F399 is the logical equivalent of a quad 2-input multiplexer feeding into four edge-triggered flip-flops. A common Select input determines which of the two 4-bit words is accepted. The selected data enters the flip-flops on the rising edge of the clock.

Features



- Select inputs from two data sources
- Fully positive edge-triggered operation

Ordering Code:


Order Number	Package Number	Package Description
74F399SC	M16A	16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow
74F399SJ	M16D	16-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
74F399PC	N16E	16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide

Device also available in Tape and Reel. Specify by appending suffix letter "X" to the ordering code.

Logic Symbols



Connection Diagram



Unit Loading/Fan Out

Pin Names	Description	U.L. HIGH/LOW	Input I_{IH}/I_{IL} Output I_{OH}/I_{OL}
S	Common Select Input	1.0/1.0	20 μ A/-0.6 mA
CP	Clock Pulse Input (Active Rising Edge)	1.0/1.0	20 μ A/-0.6 mA
I_{0a} - I_{0d}	Data Inputs from Source 0	1.0/1.0	20 μ A/-0.6 mA
I_{1a} - I_{1d}	Data Inputs from Source 1	1.0/1.0	20 μ A/-0.6 mA
Q_a - Q_d	Register True Outputs	50/33.3	-1 mA/20 mA

Functional Description

The 74F399 is a high-speed quad 2-port registers. They select four bits of data from either of two sources (Ports) under control of a common Select input (S). The selected data is transferred to a 4-bit output register synchronous with the LOW-to-HIGH transition of the Clock input (CP). The 4-bit D-type output register is fully edge-triggered. The Data inputs (I_{0x} , I_{1x}) and Select input (S) must be stable only a setup time prior to and hold time after the LOW-to-HIGH transition of the Clock input for predictable operation.

Function Table

Inputs			Outputs
S	I_0	I_1	Q
I	I	X	L
I	h	X	H
h	X	I	L
h	X	h	H

H = HIGH Voltage Level


L = LOW Voltage Level

h = HIGH Voltage Level one setup time prior to the LOW-to-HIGH clock transition

I = LOW Voltage Level one setup time prior to the LOW-to-HIGH clock transition

X = Immaterial

Logic Diagram



*F398 Only

Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

Absolute Maximum Ratings(Note 1)

Storage Temperature	-65°C to +150°C
Ambient Temperature under Bias	-55°C to +125°C
Junction Temperature under Bias	-55°C to +150°C
V_{CC} Pin Potential to Ground Pin	-0.5V to +7.0V
Input Voltage (Note 2)	-0.5V to +7.0V
Input Current (Note 2)	-30 mA to +5.0 mA
Voltage Applied to Output	
in HIGH State (with $V_{CC} = 0V$)	
Standard Output	-0.5V to V_{CC}
3-STATE Output	-0.5V to +5.5V
Current Applied to Output	
in LOW State (Max)	twice the rated I_{OL} (mA)
ESD Last Passing Voltage	
(Min)—74F399	4000V

Recommended Operating Conditions

Free Air Ambient Temperature	0°C to +70°C
Supply Voltage	+4.5V to +5.5V

Note 1: Absolute maximum ratings are values beyond which the device may be damaged or have its useful life impaired. Functional operation under these conditions is not implied.

Note 2: Either voltage limit or current limit is sufficient to protect inputs.

DC Electrical Characteristics

Symbol	Parameter	Min	Typ	Max	Units	V_{CC}	Conditions
V_{IH}	Input HIGH Voltage	2.0			V		Recognized as a HIGH Signal
V_{IL}	Input LOW Voltage			0.8	V		Recognized as a LOW Signal
V_{CD}	Input Clamp Diode Voltage			-1.2	V	Min	$I_{IN} = -18$ mA
V_{OH}	Output HIGH Voltage	10% V_{CC}	2.5		V	Min	$I_{OH} = -1$ mA
		5% V_{CC}	2.7				$I_{OH} = -1$ mA
V_{OL}	Output LOW Voltage	10% V_{CC}		0.5	V	Min	$I_{OL} = 20$ mA
I_{IH}	Input HIGH Current			5.0	μ A	Max	$V_{IN} = 2.7$ V
I_{BVI}	Input HIGH Current Breakdown Test			7.0	μ A	Max	$V_{IN} = 7.0$ V
I_{CEX}	Output HIGH Leakage Current			50	μ A	Max	$V_{OUT} = V_{CC}$
V_{ID}	Input Leakage Test	4.75			V	0.0	$I_{ID} = 1.9$ μ A All Other Pins Grounded
I_{OD}	Output Leakage Circuit Current			3.75	μ A	0.0	$V_{IOD} = 150$ mV All Other Pins Grounded
I_{IL}	Input LOW Current			-0.6	mA	Max	$V_{IN} = 0.5$ V
I_{OS}	Output Short-Circuit Current	-60		-150	mA	Max	$V_{OUT} = 0$ V
I_{CCH}	Power Supply Current		22	34	mA	Max	$V_O = \text{HIGH}$
I_{CCL}	Power Supply Current		22	34	mA	Max	$V_O = \text{LOW}$


AC Electrical Characteristics

Symbol	Parameter	$T_A = +25^\circ C$			$T_A = 0^\circ C$ to $+70^\circ C$			Units
		Min	Typ	Max	Min	Max		
f_{MAX}	Input Clock Frequency	100	140		100			MHz
t_{PLH}	Propagation Delay CP to Q or \bar{Q}	3.0	5.7	7.5	3.0	8.5		ns
t_{PHL}		3.0	6.8	9.0	3.0	10.0		

AC Operating Requirements

Symbol	Parameter	$T_A = +25^\circ C$		$T_A = 0^\circ C$ to $+70^\circ C$		Units
		Min	Max	Min	Max	
$t_S(H)$	Setup Time, HIGH or LOW I _n to CP	3.0		3.0		ns
$t_S(L)$		3.0		3.0		
$t_H(H)$	Hold Time, HIGH or LOW I _n to CP	1.0		1.0		ns
$t_H(L)$		1.0		1.0		
$t_S(H)$	Setup Time, HIGH or LOW S to CP	7.5		8.5		ns
$t_S(L)$		7.5		8.5		
$t_H(H)$	Hold Time, HIGH or LOW S to CP	0		0		ns
$t_H(L)$		0		0		
$t_W(H)$	CP Pulse Width HIGH or LOW	4.0		4.0		ns
$t_W(L)$		5.0		5.0		

Physical Dimensions inches (millimeters) unless otherwise noted



16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow
Package Number M16A

Physical Dimensions inches (millimeters) unless otherwise noted (Continued)







Diagram illustrating a 4x4 grid of rectangles with dimensions and labels:

- Top row: Labels 16 and 15 are positioned above the first two columns. A dimension line with arrowheads spans the width of these two columns, labeled **5.01 TYP**.
- Second row: Labels 10 and 9 are positioned above the next two columns. A dimension line with arrowheads spans the width of these two columns, labeled **9.27 TYP**.
- Third row: Labels 1 and 2 are positioned above the first two columns. A dimension line with arrowheads spans the width of these two columns, labeled **(2.13 TYP)**.
- Bottom row: Labels 7 and 8 are positioned above the last two columns. A dimension line with arrowheads spans the width of these two columns, labeled **0.6 TYP**.
- Leftmost column: A dimension line with arrowheads spans the height of the first two rows, labeled **1.27 TYP**.

LAND PATTERN RECOMMENDATION



DIMENSIONS ARE IN MILLIMETERS



NOTES:


- A. CONFORMS TO EIAJ EDR-7320 REGISTRATION, ESTABLISHED IN DECEMBER, 1998.
- B. DIMENSIONS ARE IN MILLIMETERS.
- C. DIMENSIONS ARE EXCLUSIVE OF BURRS, MOLD FLASH, AND TIE BAR EXTRUSIONS.

M16DRevB1

**16-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
Package Number M16D**

Physical Dimensions

inches (millimeters) unless otherwise noted (Continued)



Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
2. A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com