## CY54FCT240T, CY74FCT240T **8-BIT BUFFERS/LINE DRIVERS** WITH 3-STATE OUTPUTS

SCCS017A - MAY 1994 - REVISED OCTOBER 2001

- Function, Pinout, and Drive Compatible With FCT and F Logic
- Reduced V<sub>OH</sub> (Typically = 3.3 V) Versions of Equivalent FCT Functions
- Edge-Rate Control Circuitry for Significantly Improved Noise **Characteristics**
- Ioff Supports Partial-Power-Down Mode Operation
- ESD Protection Exceeds JESD 22 2000-V Human-Body Model (A114-A)
  - 200-V Machine Model (A115-A)
    - 1000-V Charged-Device Model (C101)
- **Matched Rise and Fall Times**
- Fully Compatible With TTL Input and **Output Logic Levels**
- **CY54FCT240T**  48-mA Output Sink Current 12-mA Output Source Current
- **CY74FCT240T**  64-mA Output Sink Current 32-mA Output Source Current
- 3-State Outputs

CY54FCT2 CY74FCT2401		OR SC	
OE <sub>A</sub> DA <sub>0</sub> DB <sub>0</sub> DA <sub>1</sub> DB <sub>1</sub> DA <sub>2</sub> DB <sub>2</sub> DB <sub>2</sub> DB <sub>3</sub> DB <sub>1</sub> DB <sub>1</sub>	1 2 3 4 5 6 7 8 9 10	20 ] 19 ] 18 ] 17 ] 16 ] 15 ] 14 ] 13 ] 12 ] 11 ]	$\frac{V_{CC}}{OE}_{B}$ $\frac{DB_{0}}{OA_{1}}$ $\frac{DB_{1}}{OA_{2}}$ $\frac{DB_{2}}{OA_{3}}$ $DB_{3}$

CY54FCT240T . . . L PACKAGE (TOP VIEW)  $\frac{DA_0}{\overline{OE}_A}$ Ы 2 1 20 19 OA<sub>0</sub> 18 **Г** DA<sub>1</sub> OB₁ 🛛 5  $DB_0$ 17 DA266 OA<sub>1</sub> 16 <u>ОВ</u>2 🛛 7 15 DB<sub>1</sub>  $DA_3$ OA<sub>2</sub> 8 | 1 14 10 11 13 GND DB

#### description

The 'FCT240T devices are octal buffers and line drivers designed to be employed as memory address drivers, clock drivers, and

bus-oriented transmitters/receivers. These devices provide speed and drive capabilities equivalent to their fastest bipolar logic counterparts, while reducing power consumption. The input and output voltage levels allow direct interface with TTL, NMOS, and CMOS devices without external components.

These devices are fully specified for partial-power-down applications using Ioff. The Ioff circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters



Copyright © 2001, Texas Instruments Incorporated On products compliant to MIL-PRF-38535, all parameters are tested unless otherwise noted. On all other products, production processing does not necessarily include testing of all parameters.

# CY54FCT240T, CY74FCT240T 8-BIT BUFFERS/LINE DRIVERS WITH 3-STATE OUTPUTS SCCS017A - MAY 1994 - REVISED OCTOBER 2001

TA	PAC	KAGE <sup>†</sup>	SPEED (ns)	ORDERABLE PART NUMBER	TOP-SIDE MARKING						
	SOIC – SO	Tube	4.3	CY74FCT240CTSOC	FCT240C						
	3010 - 30	Tape and reel	4.3	CY74FCT240CTSOCT	FC1240C						
	QSOP – Q	Tape and reel	4.3	CY74FCT240CTQCT	FCT240C						
	SOIC – SO Tube		4.8	CY74FCT240ATSOC	FCT240A						
–40°C to 85°C	3010 - 30	Tape and reel	4.8	CY74FCT240ATSOCT	FC1240A						
	QSOP – Q	DP – Q Tape and reel		CY74FCT240ATQCT	FCT240A						
	SOIC - SO	Tube	8	CY74FCT240TSOC	FCT240						
	3010 - 30	Tape and reel	8	CY74FCT240TSOCT	FG1240						
	QSOP – Q	Tape and reel	8	CY74FCT240TQCT	FCT240						
	CDIP – D	Tube	4.7	CY54FCT240CTDMB							
55°C to 125°C	CDIP – D	Tube	5.1	CY54FCT240ATDMB							
–55°C to 125°C	LCC – L	Tube	5.1	CY54FCT240ATLMB							
	CDIP – D	Tube	9	CY54FCT240TDMB							

#### ORDERING INFORMATION

<sup>†</sup> Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.

FU	NCT	ION	TAB	LE


	INPUTS		OUTPUT
OEA	OEB	D	ō
L	L	L	н
L	L	Н	L
Н	Н	Х	Z

H = High logic level, L = Low logic level,

X = Don't care, Z = High-impedance state



#### logic diagram (positive logic)



#### absolute maximum rating over operating free-air temperature range (unless otherwise noted)<sup>†</sup>

Supply voltage range to ground potential	–0.5 V to 7 V
DC input voltage range	
DC output voltage range	–0.5 V to 7 V
DC output current (maximum sink current/pin)	120 mA
Package thermal impedance, $\theta_{JA}$ (see Note 1): Q package	68°C/W
SO package	58°C/W
Ambient temperature range with power applied, T <sub>A</sub>	
Storage temperature range, T <sub>stg</sub>	–65°C to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: The package thermal impedance is calculated in accordance with JESD 51-7.



# CY54FCT240T, CY74FCT240T 8-BIT BUFFERS/LINE DRIVERS WITH 3-STATE OUTPUTS SCCS017A - MAY 1994 - REVISED OCTOBER 2001

#### recommended operating conditions (see Note 2)

		CY	54FCT24	0T	CY	4FCT24	0T	UNIT
		MIN	NOM	MAX	MIN	NOM	MAX	UNIT
Vcc	Supply voltage	4.5	5	5.5	4.75	5	5.25	V
VIH	High-level input voltage	2			2			V
VIL	Low-level input voltage			0.8			0.8	V
ЮН	High-level output current			-12			-32	mA
IOL	Low-level output current			48			64	mA
Тд	Operating free-air temperature	-55		125	-40		85	°C

NOTE 2: All unused inputs of the device must be held at  $\mathsf{V}_{CC}$  or GND to ensure proper device operation.



4

### CY54FCT240T, CY74FCT240T 8-BIT BUFFERS/LINE DRIVERS WITH 3-STATE OUTPUTS

SCCS017A - MAY 1994 - REVISED OCTOBER 2001

# electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

				CY	54FCT24	ют	CY	74FCT24	ют	
PARAMETER		TEST CONDITIO	NS	MIN	түр†	MAX	MIN	түр†	MAX	UNIT
M	V <sub>CC</sub> = 4.5 V,	I <sub>IN</sub> = -18 mA			-0.7	-1.2				V
VIK	V <sub>CC</sub> = 4.75 V,	I <sub>IN</sub> = -18 mA						-0.7	-1.2	V
	V <sub>CC</sub> = 4.5 V,	I <sub>OH</sub> = -12 mA		2.4	3.3					
VOH	V <sub>CC</sub> = 4.75 V	I <sub>OH</sub> = -32 mA					2			V
	$V_{CC} = 4.75 V$	I <sub>OH</sub> = -15 mA					2.4	3.3		
Ma.	V <sub>CC</sub> = 4.5 V,	I <sub>OL</sub> = 48 mA			0.3	0.55				V
VOL	V <sub>CC</sub> = 4.75 V,	I <sub>OL</sub> = 64 mA						0.3	0.55	V
V <sub>hys</sub>	All inputs				0.2			0.2		V
1.	V <sub>CC</sub> = 5.5 V,	$V_{IN} = V_{CC}$				5				۸
łı	V <sub>CC</sub> = 5.25 V,	$V_{IN} = V_{CC}$							5	μA
I	$V_{CC} = 5.5 V,$	V <sub>IN</sub> = 2.7 V				±1				μA
ŀΗ	V <sub>CC</sub> = 5.25 V,	V <sub>IN</sub> = 2.7 V							±1	μA
1	V <sub>CC</sub> = 5.5 V,	V <sub>IN</sub> = 0.5 V				±1				μA
ΙL	V <sub>CC</sub> = 5.25 V,	V <sub>IN</sub> = 0.5 V							±1	μA
1071	$V_{CC} = 5.5 V,$	V <sub>OUT</sub> = 2.7 V				10				μA
IOZH	$V_{CC} = 5.25 V,$	V <sub>OUT</sub> = 2.7 V							10	μA
1071	V <sub>CC</sub> = 5.5 V,	V <sub>OUT</sub> = 0.5 V				-10				μA
IOZL	V <sub>CC</sub> = 5.25 V,	V <sub>OUT</sub> = 0.5 V							-10	μΛ
los‡	V <sub>CC</sub> = 5.5 V,	V <sub>OUT</sub> = 0 V		-60	-120	-225				mA
10St	V <sub>CC</sub> = 5.25 V,	V <sub>OUT</sub> = 0 V					-60	-120	-225	
loff	$V_{CC} = 0 V,$	V <sub>OUT</sub> = 4.5 V				±1			±1	μA
	V <sub>CC</sub> = 5.5 V,	$V_{IN} \leq 0.2 V$ ,	$V_{IN} \ge V_{CC} - 0.2 V$		0.1	0.2				mA
ICC	V <sub>CC</sub> = 5.25 V,	$V_{IN} \leq 0.2 V$ ,	$V_{IN} \ge V_{CC} - 0.2 V$					0.1	0.2	IIIA
	V <sub>CC</sub> = 5.5 V, V <sub>IN</sub> =	= 3.4 V <sup>§</sup> , f <sub>1</sub> = 0, Out	puts open		0.5	2				mA
∆ICC	$V_{CC}$ = 5.25 V, $V_{IN}$	$= 3.4 \text{ V}\$, f_1 = 0, Ou$	utputs open					0.5	2	IIIA
	$V_{CC} = 5.5 V, One i$ Outputs open, $\overline{OE}_{I}$	input switching at $50$	0% duty cycle,		0.00	0.40				
, <b>T</b>	$V_{IN} \le 0.2 \text{ V or } V_{IN}$				0.06	0.12				mA/
ICCD	$V_{CC} = 5.25 \text{ V}, One Outputs open, OE \mu$	$a = OE_B = GND,$	50% duty cycle,					0.06	0.12	MHz
	$V_{\mbox{IN}} \leq 0.2 \ \mbox{V} \ \mbox{or} \ \ \ V_{\mbox{IN}}$									

<sup>†</sup> Typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^{\circ}\text{C}$ .

\* Not more than one output should be shorted at a time. Duration of short should not exceed one second. The use of high-speed test apparatus and/or sample-and-hold techniques are preferable to minimize internal chip heating and more accurately reflect operational values. Otherwise, prolonged shorting of a high output can raise the chip temperature well above normal and cause invalid readings in other parametric tests. In any sequence of parameter tests, IOS tests should be performed last.

§ Per TTL-driven input ( $V_{IN}$  = 3.4 V); all other inputs at  $V_{CC}$  or GND

¶ This parameter is derived for use in total power-supply calculations.



## **CY54FCT240T, CY74FCT240T 8-BIT BUFFERS/LINE DRIVERS** WITH 3-STATE OUTPUTS

SCCS017A - MAY 1994 - REVISED OCTOBER 2001

#### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted) (continued)

DADAMETED		TEST CONDITIONS		CY	54FCT24	ют	CY	74FCT24	0Т	UNUT
PARAMETER		MIN	түр†	MAX	MIN	түр†	MAX	UNIT		
		One bit switching at f <sub>1</sub> = 10 MHz	$\begin{array}{l} V_{IN} \leq 0.2 \ V \ or \\ V_{IN} \geq V_{CC} - 0.2 \ V \end{array}$		0.7	1.4				
	V <sub>CC</sub> = 5.5 V,	at 50% duty cycle	$V_{IN}$ = 3.4 V or GND		1	2.4				
	<u>Ou</u> tputs <u>op</u> en, OE <sub>A</sub> = OE <sub>B</sub> = GND	Eight bits switching			1.3	2.6				
IC#		at f <sub>1</sub> = 2.5 MHz at 50% duty cycle	$V_{IN} = 3.4 \text{ V or GND}$		3.3	10.6ll				m۸
IC"		One bit switching at f <sub>1</sub> = 10 MHz	$\begin{array}{l} V_{IN} \leq 0.2 \ V \ \text{or} \\ V_{IN} \geq V_{CC} - 0.2 \ V \end{array}$					0.7	1.4	mA
	V <sub>CC</sub> = 5.25 V,	at 50% duty cycle	$V_{IN}$ = 3.4 V or GND					1	2.4	
	$\frac{\text{Outputs open,}}{\text{OE}_{A}} = \overline{\text{OE}_{B}} = \text{GND}$	Eight bits switching at f <sub>1</sub> = 2.5 MHz						1.3	2.6	
		at $11 = 2.3$ with 2 at 50% duty cycle	$V_{IN} = 3.4 \text{ V or GND}$					3.3	10.6ll	
Ci					5	10		5	10	pF
Co					9	12		9	12	pF

Typical values are at V<sub>CC</sub> = 5 V, T<sub>A</sub> =  $25^{\circ}$ C.

<sup>#</sup>IC = I<sub>CC</sub> +  $\Delta$ I<sub>CC</sub> × D<sub>H</sub> × N<sub>T</sub> + I<sub>CCD</sub> (f<sub>0</sub>/2 + f<sub>1</sub> × N<sub>1</sub>)

Where:

= Total supply current IC

ICC = Power-supply current with CMOS input levels

 $\Delta I_{CC}$  = Power-supply current for a TTL high input (VIN = 3.4 V)

I<sub>CCD</sub> = Dynamic current caused by an input transition pair (HLH or LHL)

fo = Clock frequency for registered devices, otherwise zero

= Input signal frequency f1

= Number of inputs changing at f1  $N_1$ 

All currents are in milliamperes and all frequencies are in megahertz.

I Values for these conditions are examples of the ICC formula.



## CY54FCT240T, CY74FCT240T **8-BIT BUFFERS/LINE DRIVERS** WITH 3-STATE OUTPUTS SCCS017A – MAY 1994 – REVISED OCTOBER 2001

#### switching characteristics over operating free-air temperature range (see Figure 1)

PARAMETER	FROM	то	CY54FC	T240T	CY54FC	Г240AT	CY54FCT	240CT	UNIT
FARAMETER	(INPUT)	(OUTPUT)	MIN	MAX	MIN	MAX	MIN	MAX	UNIT
<sup>t</sup> PLH	D	ō	1.5	9	1.5	5.1	1.5	4.7	ns
<sup>t</sup> PHL	D	0	1.5	9	1.5	5.1	1.5	4.7	115
<sup>t</sup> PZH	OE	ō	1.5	10.5	1.5	6.5	1.5	5.7	-
<sup>t</sup> PZL	UE	0	1.5	10.5	1.5	6.5	1.5	5.7	ns
<sup>t</sup> PHZ	OE	ō	1.5	10	1.5	5.9	1.5	4.6	
<sup>t</sup> PLZ	UE	0	1.5	10	1.5	5.9	1.5	4.6	ns


#### switching characteristics over operating free-air temperature range (see Figure 1)

PARAMETER	FROM	то	CY74FC	T240T	CY74FC	Г240АТ	CY74FCT	240CT	UNIT
PARAMETER	(INPUT)	(OUTPUT)	MIN	MAX	MIN	MAX	MIN	MAX	UNIT
<sup>t</sup> PLH	D	ō	1.5	8	1.5	4.8	1.5	4.3	
<sup>t</sup> PHL	U	0	1.5	8	1.5	4.8	1.5	4.3	ns
<sup>t</sup> PZH	OE	ō	1.5	10	1.5	6.2	1.5	5	ns
<sup>t</sup> PZL	UE	0	1.5	10	1.5	6.2	1.5	5	115
<sup>t</sup> PHZ	OE	ō	1.5	9.5	1.5	5.6	1.5	4.5	200
<sup>t</sup> PLZ	UE	0	1.5	9.5	1.5	5.6	1.5	4.5	ns



CY54FCT240T, CY74FCT240T 8-BIT BUFFERS/LINE DRIVERS WITH 3-STATE OUTPUTS

SCCS017A - MAY 1994 - REVISED OCTOBER 2001



PARAMETER MEASUREMENT INFORMATION

NOTES: A. C<sub>L</sub> includes probe and jig capacitance.

 B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 C. The outputs are measured one at a time with one input transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms



8



9-Mar-2021

#### **PACKAGING INFORMATION**

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
5962-9220301M2A	ACTIVE	LCCC	FK	20	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962- 9220301M2A CY54FCT 244TLMB	Samples
5962-9220301MRA	ACTIVE	CDIP	J	20	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962-9220301MR A CY54FCT244TDMB	Samples
5962-9220301MSA	ACTIVE	CFP	W	20	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962-9220301MS A CY54FCT244TW	Samples
5962-9220302M2A	ACTIVE	LCCC	FK	20	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962- 9220302M2A CY54FCT 244ATLMB	Samples
5962-9220302MRA	ACTIVE	CDIP	J	20	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962-9220302MR A CY54FCT244ATDM B	Samples
5962-9220302MSA	ACTIVE	CFP	W	20	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962-9220302MS A CY54FCT244ATW	Samples
5962-9220303M2A	ACTIVE	LCCC	FK	20	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962- 9220303M2A	Samples
5962-9220303MRA	ACTIVE	CDIP	J	20	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962-9220303MR A CY54FCT244CTDM B	Samples
5962-9221301MRA	ACTIVE	CDIP	J	20	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962-9221301MR A	Samples
5962-9221303M2A	ACTIVE	LCCC	FK	20	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962- 9221303M2A CY54FCT 240ATLMB	Samples
5962-9221303MRA	ACTIVE	CDIP	J	20	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962-9221303MR A CY54FCT240ATDM	Samples



## PACKAGE OPTION ADDENDUM

9-Mar-2021

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Sample
										В	
5962-9221305MRA	ACTIVE	CDIP	J	20	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962-9221305MR A	Sample
CY54FCT240ATDMB	ACTIVE	CDIP	J	20	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962-9221303MR A CY54FCT240ATDM B	Sample
CY54FCT240ATLMB	ACTIVE	LCCC	FK	20	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962- 9221303M2A CY54FCT 240ATLMB	Sample
CY54FCT244ATDMB	ACTIVE	CDIP	J	20	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962-9220302MR A CY54FCT244ATDM B	Sample
CY54FCT244ATLMB	ACTIVE	LCCC	FK	20	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962- 9220302M2A CY54FCT 244ATLMB	Sample
CY54FCT244ATW	ACTIVE	CFP	W	20	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962-9220302MS A CY54FCT244ATW	Sample
CY54FCT244CTDMB	ACTIVE	CDIP	J	20	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962-9220303MR A CY54FCT244CTDM B	Sample
CY54FCT244TDMB	ACTIVE	CDIP	J	20	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962-9220301MR A CY54FCT244TDMB	Sample
CY54FCT244TLMB	ACTIVE	LCCC	FK	20	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962- 9220301M2A CY54FCT 244TLMB	Sample
CY54FCT244TW	ACTIVE	CFP	W	20	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962-9220301MS A CY54FCT244TW	Sample
CY74FCT240ATQCT	ACTIVE	SSOP	DBQ	20	2500	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	FCT240A	Sample



## PACKAGE OPTION ADDENDUM

9-Mar-2021

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
CY74FCT240ATQCTG4	ACTIVE	SSOP	DBQ	20	2500	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	FCT240A	Samples
CY74FCT240ATSOC	ACTIVE	SOIC	DW	20	25	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	FCT240A	Samples
CY74FCT240ATSOCT	ACTIVE	SOIC	DW	20	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	FCT240A	Samples
CY74FCT240TQCT	ACTIVE	SSOP	DBQ	20	2500	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	FCT240	Samples
CY74FCT240TSOC	ACTIVE	SOIC	DW	20	25	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	FCT240	Samples
CY74FCT240TSOCT	ACTIVE	SOIC	DW	20	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	FCT240	Samples
CY74FCT244ATPC	ACTIVE	PDIP	Ν	20	20	RoHS & Non-Green	NIPDAU	N / A for Pkg Type	-40 to 85	CY74FCT244ATPC	Samples
CY74FCT244ATQCT	ACTIVE	SSOP	DBQ	20	2500	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	FCT244A	Samples
CY74FCT244ATQCTE4	ACTIVE	SSOP	DBQ	20	2500	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	FCT244A	Samples
CY74FCT244ATSOC	ACTIVE	SOIC	DW	20	25	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	FCT244A	Samples
CY74FCT244ATSOCT	ACTIVE	SOIC	DW	20	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	FCT244A	Samples
CY74FCT244CTQCT	ACTIVE	SSOP	DBQ	20	2500	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	FCT244C	Samples
CY74FCT244CTSOC	ACTIVE	SOIC	DW	20	25	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	FCT244C	Samples
CY74FCT244DTSOC	ACTIVE	SOIC	DW	20	25	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	FCT244D	Samples
CY74FCT244DTSOCT	ACTIVE	SOIC	DW	20	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	FCT244D	Samples
CY74FCT244DTSOCTE4	ACTIVE	SOIC	DW	20	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	FCT244D	Samples
CY74FCT244TQCT	ACTIVE	SSOP	DBQ	20	2500	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	FCT244	Samples
CY74FCT244TSOC	ACTIVE	SOIC	DW	20	25	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	FCT244	Samples
CY74FCT244TSOCT	ACTIVE	SOIC	DW	20	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	FCT244	Samples

<sup>(1)</sup> The marketing status values are defined as follows: **ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.



www.ti.com

9-Mar-2021

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design. PREVIEW: Device has been announced but is not in production. Samples may or may not be available. OBSOLETE: TI has discontinued the production of the device.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

<sup>(5)</sup> Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

<sup>(6)</sup> Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

## PACKAGE MATERIALS INFORMATION

www.ti.com


Texas Instruments

### TAPE AND REEL INFORMATION





#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




*All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
CY74FCT240ATQCT	SSOP	DBQ	20	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
CY74FCT240ATSOCT	SOIC	DW	20	2000	330.0	24.4	10.8	13.3	2.7	12.0	24.0	Q1
CY74FCT240TQCT	SSOP	DBQ	20	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
CY74FCT240TSOCT	SOIC	DW	20	2000	330.0	24.4	10.8	13.3	2.7	12.0	24.0	Q1
CY74FCT244ATQCT	SSOP	DBQ	20	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
CY74FCT244ATSOCT	SOIC	DW	20	2000	330.0	24.4	10.8	13.3	2.7	12.0	24.0	Q1
CY74FCT244CTQCT	SSOP	DBQ	20	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
CY74FCT244DTSOCT	SOIC	DW	20	2000	330.0	24.4	10.8	13.3	2.7	12.0	24.0	Q1
CY74FCT244TQCT	SSOP	DBQ	20	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
CY74FCT244TSOCT	SOIC	DW	20	2000	330.0	24.4	10.8	13.3	2.7	12.0	24.0	Q1

Texas Instruments

www.ti.com

## PACKAGE MATERIALS INFORMATION


30-Dec-2020



*All dimensions are nominal								
Device	evice Package Type		Pins	SPQ	Length (mm)	Width (mm)	Height (mm)	
CY74FCT240ATQCT	SSOP	DBQ	20	2500	853.0	449.0	35.0	
CY74FCT240ATSOCT	SOIC	DW	20	2000	367.0	367.0	45.0	
CY74FCT240TQCT	SSOP	DBQ	20	2500	853.0	449.0	35.0	
CY74FCT240TSOCT	SOIC	DW	20	2000	367.0	367.0	45.0	
CY74FCT244ATQCT	SSOP	DBQ	20	2500	853.0	449.0	35.0	
CY74FCT244ATSOCT	SOIC	DW	20	2000	367.0	367.0	45.0	
CY74FCT244CTQCT	SSOP	DBQ	20	2500	853.0	449.0	35.0	
CY74FCT244DTSOCT	SOIC	DW	20	2000	367.0	367.0	45.0	
CY74FCT244TQCT	SSOP	DBQ	20	2500	853.0	449.0	35.0	
CY74FCT244TSOCT	SOIC	DW	20	2000	367.0	367.0	45.0	

J (R-GDIP-T\*\*) 14 LEADS SHOWN

CERAMIC DUAL IN-LINE PACKAGE




NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

## N (R-PDIP-T\*\*)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



NOTES:

- A. All linear dimensions are in inches (millimeters).B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- $\triangle$  The 20 pin end lead shoulder width is a vendor option, either half or full width.




# **DW0020A**



## **PACKAGE OUTLINE**

#### SOIC - 2.65 mm max height

SOIC



NOTES:

- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.43 mm per side.
- 5. Reference JEDEC registration MS-013.




# DW0020A

# **EXAMPLE BOARD LAYOUT**

## SOIC - 2.65 mm max height

SOIC



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.




## DW0020A

# **EXAMPLE STENCIL DESIGN**

## SOIC - 2.65 mm max height

SOIC



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



W (R-GDFP-F20)

CERAMIC DUAL FLATPACK




- NOTES: A. All linear dimensions are in inches (millimeters).
  - This drawing is subject to change without notice. В.
  - This package can be hermetically sealed with a ceramic lid using glass frit. Index point is provided on cap for terminal identification only. Falls within Mil-Std 1835 GDFP2-F20 C.
  - D.
  - Ε.



LEADLESS CERAMIC CHIP CARRIER

FK (S-CQCC-N\*\*) 28 TERMINAL SHOWN



NOTES: A. All linear dimensions are in inches (millimeters).


B. This drawing is subject to change without notice.

- C. This package can be hermetically sealed with a metal lid.
- D. Falls within JEDEC MS-004



DBQ (R-PDSO-G20)

PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15) per side.

D. Falls within JEDEC MO-137 variation AD.



#### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (https://www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2021, Texas Instruments Incorporated