PD-95092C

# International Rectifier

# IRLR7833PbFIRLU7833PbF

HEXFET® Power MOSFET

V <sub>DSS</sub>	R <sub>DS(on)</sub> max	Qg
30V	4.5m $Ω$	33nC



#### **Applications**

- High Frequency Synchronous Buck Converters for Computer Processor Power
- High Frequency Isolated DC-DC Converters with Synchronous Rectification for Telecom and Industrial Use
- Lead-Free

#### **Benefits**

- Very Low RDS(on) at 4.5V V<sub>GS</sub>
- Ultra-Low Gate Impedance
- Fully Characterized Avalanche Voltage and Current

#### **Absolute Maximum Ratings**

	Parameter	Max.	Units
$V_{DS}$	Drain-to-Source Voltage	30	V
$V_{GS}$	Gate-to-Source Voltage	± 20	1
I <sub>D</sub> @ T <sub>C</sub> = 25°C	Continuous Drain Current, V <sub>GS</sub> @ 10V	140④	
I <sub>D</sub> @ T <sub>C</sub> = 100°C	Continuous Drain Current, V <sub>GS</sub> @ 10V	99⊕	A
I <sub>DM</sub>	Pulsed Drain Current ①	560	7
P <sub>D</sub> @T <sub>C</sub> = 25°C	Maximum Power Dissipation ©	140	W
P <sub>D</sub> @T <sub>C</sub> = 100°C	Maximum Power Dissipation <sup>⑤</sup>	71	
	Linear Derating Factor	0.95	W/°C
$T_J$	Operating Junction and	-55 to + 175	°C
T <sub>STG</sub>	Storage Temperature Range		
	Soldering Temperature, for 10 seconds	300 (1.6mm from case)	
	Mounting torque, 6-32 or M3 screw	10 lbf in (1.1N m)	

#### **Thermal Resistance**

	Parameter	Тур.	Max.	Units
$R_{\theta JC}$	Junction-to-Case		1.05	
$R_{\theta JA}$	Junction-to-Ambient (PCB Mount) <sup>⑤</sup>		50	°C/W
$R_{\theta JA}$	Junction-to-Ambient		110	

Notes ① through ⑤ are on page 11

www.irf.com 1 05/19/09

International **IOR** Rectifier

## Static @ T<sub>J</sub> = 25°C (unless otherwise specified)

	Parameter	Min.	Тур.	Max.	Units	Conditions
BV <sub>DSS</sub>	Drain-to-Source Breakdown Voltage	30			V	$V_{GS} = 0V, I_D = 250\mu A$
$\Delta BV_{DSS}/\Delta T_{J}$	Breakdown Voltage Temp. Coefficient		19		mV/°C	Reference to 25°C, I <sub>D</sub> = 1mA
R <sub>DS(on)</sub>	Static Drain-to-Source On-Resistance		3.6	4.5		V <sub>GS</sub> = 10V, I <sub>D</sub> = 15A ⊕
			4.4	5.5	mΩ	V <sub>GS</sub> = 4.5V, I <sub>D</sub> = 12A ④
V <sub>GS(th)</sub>	Gate Threshold Voltage	1.4		2.3	V	$V_{DS} = V_{GS}$ , $I_D = 250\mu A$
$\Delta V_{GS(th)}/\Delta T_{J}$	Gate Threshold Voltage Coefficient	_	-6.0		mV/°C	
I <sub>DSS</sub>	Drain-to-Source Leakage Current	_		1.0		$V_{DS} = 24V, V_{GS} = 0V$
				150	μA	$V_{DS} = 24V, V_{GS} = 0V, T_{J} = 125^{\circ}C$
I <sub>GSS</sub>	Gate-to-Source Forward Leakage			100	- ^	V <sub>GS</sub> = 20V
	Gate-to-Source Reverse Leakage			-100	nA	V <sub>GS</sub> = -20V
gfs	Forward Transconductance	66			S	V <sub>DS</sub> = 15V, I <sub>D</sub> = 12A
$Q_g$	Total Gate Charge		33	50		
Q <sub>gs1</sub>	Pre-Vth Gate-to-Source Charge		8.7		1	$V_{DS} = 16V$
Q <sub>gs2</sub>	Post-Vth Gate-to-Source Charge		2.1		nC	$V_{GS} = 4.5V$
$Q_{gd}$	Gate-to-Drain Charge		13		nC	I <sub>D</sub> = 12A
Q <sub>godr</sub>	Gate Charge Overdrive	_	9.9		1	See Fig. 16
Q <sub>sw</sub>	Switch Charge (Q <sub>gs2</sub> + Q <sub>gd</sub> )		15			
Q <sub>oss</sub>	Output Charge		22		nC	$V_{DS} = 16V, V_{GS} = 0V$
t <sub>d(on)</sub>	Turn-On Delay Time		14			$V_{DD} = 15V, V_{GS} = 4.5V \oplus$
t <sub>r</sub>	Rise Time		6.9			I <sub>D</sub> = 12A
t <sub>d(off)</sub>	Turn-Off Delay Time		23		ns	Clamped Inductive Load
t <sub>f</sub>	Fall Time		15			
C <sub>iss</sub>	Input Capacitance		4010			$V_{GS} = 0V$
C <sub>oss</sub>	Output Capacitance		950		pF	$V_{DS} = 15V$
C <sub>rss</sub>	Reverse Transfer Capacitance		470			f = 1.0 MHz

#### **Avalanche Characteristics**

	Parameter	Тур.	Max.	Units
E <sub>AS</sub>	Single Pulse Avalanche Energy <sup>②</sup>		530	mJ
I <sub>AR</sub>	Avalanche Current ①		20	Α
E <sub>AR</sub>	Repetitive Avalanche Energy ①		14	mJ

#### **Diode Characteristics**

	Parameter	Min.	Тур.	Max.	Units	Conditions
Is	Continuous Source Current			140@		MOSFET symbol
	(Body Diode)				Α	showing the
I <sub>SM</sub>	Pulsed Source Current			560		integral reverse
	(Body Diode) ①⑥					p-n junction diode.
$V_{SD}$	Diode Forward Voltage			1.0	V	$T_J = 25$ °C, $I_S = 12A$ , $V_{GS} = 0V$ ④
t <sub>rr</sub>	Reverse Recovery Time		39	58	ns	$T_J = 25$ °C, $I_F = 12A$ , $V_{DD} = 15V$
$Q_{rr}$	Reverse Recovery Charge		37	55	nC	di/dt = 100A/μs ④
t <sub>on</sub>	Forward Turn-On Time	Intrinsio	Intrinsic turn-on time is negligible (turn-on is dominated by LS+LD)			

## International **TOR** Rectifier

## IRLR/U7833PbF




Fig 1. Typical Output Characteristics




Fig 2. Typical Output Characteristics




Fig 3. Typical Transfer Characteristics






Fig 4. Normalized On-Resistance vs. Temperature

International


TOR Rectifier



**Fig 5.** Typical Capacitance vs. Drain-to-Source Voltage



**Fig 6.** Typical Gate Charge vs. Gate-to-Source Voltage



**Fig 7.** Typical Source-Drain Diode Forward Voltage






Fig 8. Maximum Safe Operating Area

## International **TOR** Rectifier

## IRLR/U7833PbF





**Fig 9.** Maximum Drain Current vs. Case Temperature

Fig 10. Threshold Voltage vs. Temperature




Fig 11. Maximum Effective Transient Thermal Impedance, Junction-to-Case

## International **TOR** Rectifier




Fig 12a. Unclamped Inductive Test Circuit




Fig 12b. Unclamped Inductive Waveforms




Fig 13. Gate Charge Test Circuit




Fig 12c. Maximum Avalanche Energy Vs. Drain Current




Fig 14a. Switching Time Test Circuit




Fig 14b. Switching Time Waveforms




Fig 15. Peak Diode Recovery dv/dt Test Circuit for N-Channel HEXFET® Power MOSFETs




Fig 16. Gate Charge Waveform

International

TOR Rectifier

#### Power MOSFET Selection for Non-Isolated DC/DC Converters

#### **Control FET**

Special attention has been given to the power losses in the switching elements of the circuit - Q1 and Q2. Power losses in the high side switch Q1, also called the Control FET, are impacted by the  $R_{\rm ds(on)}$  of the MOSFET, but these conduction losses are only about one half of the total losses.

Power losses in the control switch Q1 are given by;

$$P_{loss} = P_{conduction} + P_{switching} + P_{drive} + P_{output}$$

This can be expanded and approximated by;

$$\begin{split} P_{loss} &= \left(I_{rms}^{2} \times R_{ds(on)}\right) \\ &+ \left(I \times \frac{Q_{gd}}{i_{g}} \times V_{in} \times f\right) + \left(I \times \frac{Q_{gs2}}{i_{g}} \times V_{in} \times f\right) \\ &+ \left(Q_{g} \times V_{g} \times f\right) \\ &+ \left(\frac{Q_{oss}}{2} \times V_{in} \times f\right) \end{split}$$

This simplified loss equation includes the terms  ${\rm Q_{gs2}}$  and  ${\rm Q_{oss}}$  which are new to Power MOSFET data sheets.

 $Q_{gs2}$  is a sub element of traditional gate-source charge that is included in all MOSFET data sheets. The importance of splitting this gate-source charge into two sub elements,  $Q_{gs1}$  and  $Q_{gs2}$ , can be seen from Fig 16.

 $Q_{gs2}$  indicates the charge that must be supplied by the gate driver between the time that the threshold voltage has been reached and the time the drain current rises to  $I_{dmax}$  at which time the drain voltage begins to change. Minimizing  $Q_{gs2}$  is a critical factor in reducing switching losses in Q1.

 $\rm Q_{oss}$  is the charge that must be supplied to the output capacitance of the MOSFET during every switching cycle. Figure A shows how  $\rm Q_{oss}$  is formed by the parallel combination of the voltage dependant (nonlinear) capacitance's  $\rm C_{ds}$  and  $\rm C_{dg}$  when multiplied by the power supply input buss voltage.

#### Synchronous FET

The power loss equation for Q2 is approximated by;

$$\begin{split} P_{loss} &= P_{conduction} + P_{drive} + P_{output}^* \\ P_{loss} &= \left(I_{rms}^2 \times R_{ds(on)}\right) \\ &+ \left(Q_g \times V_g \times f\right) \\ &+ \left(\frac{Q_{oss}}{2} \times V_{in} \times f\right) + \left(Q_{rr} \times V_{in} \times f\right) \end{split}$$

\*dissipated primarily in Q1.

For the synchronous MOSFET Q2,  $R_{\text{ds(on)}}$  is an important characteristic; however, once again the importance of gate charge must not be overlooked since it impacts three critical areas. Under light load the MOSFET must still be turned on and off by the control IC so the gate drive losses become much more significant. Secondly, the output charge  $Q_{\text{oss}}$  and reverse recovery charge  $Q_{\text{rr}}$  both generate losses that are transfered to Q1 and increase the dissipation in that device. Thirdly, gate charge will impact the MOSFETs' susceptibility to Cdv/dt turn on.

The drain of Q2 is connected to the switching node of the converter and therefore sees transitions between ground and  $V_{\rm in}.$  As Q1 turns on and off there is a rate of change of drain voltage dV/dt which is capacitively coupled to the gate of Q2 and can induce a voltage spike on the gate that is sufficient to turn the MOSFET on, resulting in shoot-through current . The ratio of  $Q_{\rm gd}/Q_{\rm gs1}$  must be minimized to reduce the potential for Cdv/dt turn on.




Figure A: Q<sub>oss</sub> Characteristic


International


TOR Rectifier

## IRLR/U7833PbF


### D-Pak (TO-252AA) Package Outline


Dimensions are shown in millimeters (inches)





## D-Pak (TO-252AA) Part Marking Information







International IOR Rectifier

### I-Pak (TO-251AA) Package Outline

Dimensions are shown in millimeters (inches)





- DIMENSIONING AND TOLERANCING PER ASME Y14.5 M- 1994.
- DIMENSIONIS AND SICLEMANING FOR A SWE 714.5 M-1994.
  DIMENSIONS ARE SHOWN IN MILLIMETERS [INCHES].
  DIMENSION D & E DO NOT INCLUDE MOLD FLASH, MOLD FLASH SHALL NOT EXCEED
  0.005\* (0.127) PER SIDE. THESE DIMENSIONS ARE MEASURED AT THE OUTERMOST
  EXTERMES OF THE PLASTIC BODY.
  THERMAL PAD CONTIOUR OPTION WITHIN DIMENSION 64, L2, E1 & D1.
  LEAD DIMENSION UNCONTROLLED IN L3.
- DIMENSION 61, 63 APPLY TO BASE METAL ONLY. OUTLINE CONFORMS TO JEDEC OUTLINE TO-251AA.

8	CONTROLLING DI	MENSION : INCHES.	
		DIMENSIONS	
		Difficients	


SYMBOL	MILLIM	ETERS	INC	HES	
	MIN.	MAX.	MIN.	MAX.	NOTES
A	2.18	2.39	0.086	.094	
A1	0.89	1,14	0.035	0.045	
b	0.64	0.89	0.025	0.035	
ь1	0.64	0.79	0.025	0.031	4
b2	0.76	1,14	0.030	0.045	
b3	0.76	1,04	0.030	0.041	
b4	5.00	5,46	0.195	0,215	4
c	0.46	0,61	0.018	0.024	
c1	0.41	0.56	0.016	0.022	
c2	.046	0.86	0.018	0.035	
D	5.97	6.22	0,235	0,245	3, 4
D1	5.21	-	0.205	-	4
Ε	6.35	6.73	0.250	0.265	3, 4
E1	4.32	-	0,170	-	4
e	2.	2,29		BSC	
L	8.89	9.60	0.350	0.380	
L1	1,91	2.29	0.075	0.090	
L2	0.89	1,27	0,035	0,050	4
L3	1,14	1,52	0.045	0,060	5
01	O"	15"	or	15*	

#### LEAD ASSIGNMENTS

## HEXFET

1.- GATE 2.- DRAIN 3.- SOURCE 4.- DRAIN

## I-Pak (TO-251AA) Part Marking Information




International IOR Rectifier

## IRLR/U7833PbF


### D-Pak (TO-252AA) Tape & Reel Information

Dimensions are shown in millimeters (inches)



#### NOTES

- CONTROLLING DIMENSION : MILLIMETER.
  ALL DIMENSIONS ARE SHOWN IN MILLIMETERS ( INCHES ).
- OUTLINE CONFORMS TO EIA-481 & EIA-541.



#### Notes:

- ① Repetitive rating; pulse width limited by max. junction temperature.
- ② Starting  $T_J = 25$ °C, L = 2.6mH,  $R_G = 25\Omega$ ,  $I_{AS} = 20A$ .
- 4 Calculated continuous current based on maximum allowable junction temperature. Package limitation current is 30A.
- ⑤ When mounted on 1" square PCB (FR-4 or G-10 Material). For recommended footprint and soldering techniques refer to application note #AN-994.

#### Note: For the most current drawing please refer to IR website at http://www.irf.com/package/

Data and specifications subject to change without notice. This product has been designed and qualified for the Industrial market. Qualification Standards can be found on IR's Web site.



IR WORLD HEADQUARTERS: 233 Kansas St., El Segundo, California 90245, USA Tel: (310) 252-7105 TAC Fax: (310) 252-7903

Visit us at www.irf.com for sales contact information.05/2009

#### IMPORTANT NOTICE

The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics ("Beschaffenheitsgarantie").

With respect to any examples, hints or any typical values stated herein and/or any information regarding the application of the product, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation warranties of non-infringement of intellectual property rights of any third party.

In addition, any information given in this document is subject to customer's compliance with its obligations stated in this document and any applicable legal requirements, norms and standards concerning customer's products and any use of the product of Infineon Technologies in customer's applications.

The data contained in this document is exclusively intended for technically trained staff. It is the responsibility of customer's technical departments to evaluate the suitability of the product for the intended application and the completeness of the product information given in this document with respect to such application.

For further information on the product, technology, delivery terms and conditions and prices please contact your nearest Infineon Technologies office (www.infineon.com).

#### WARNINGS

Due to technical requirements products may contain dangerous substances. For information on the types in question please contact your nearest Infineon Technologies office.

Except as otherwise explicitly approved by Infineon Technologies in a written document signed by authorized representatives of Infineon Technologies, Infineon Technologies' products may not be used in any applications where a failure of the product or any consequences of the use thereof can reasonably be expected to result in personal injury.