Operational Amplifier, Rail-to-Rail Output, 3 MHz BW

TLV271, TLV272, NCV272, TLV274, NCV274

The TLV/NCV27x operational amplifiers provide rail–to–rail output operation. The output can swing within 320 mV to the positive rail and 50 mV to the negative rail. This rail–to–rail operation enables the user to make optimal use of the entire supply voltage range while taking advantage of 3 MHz bandwidth. The opamp can operate on supply voltage as low as 2.7 V over the temperature range of –40°C to 125°C . The high bandwidth provides a slew rate of 2.4 V/µs while only consuming 550 µA of quiescent current. Likewise the opamp can run on a supply voltage as high as 16 V (single) and 36 V (dual quad) making it ideal for a broad range of battery–operated applications. Since this is a CMOS device it has high input impedance and low bias currents making it ideal for interfacing to a wide variety of signal sensors. In addition it comes in a variety of compact packages with different pinout styles allowing for use in high–density PCB's.

Features

- Rail-To-Rail Output
- Wide Bandwidth: 3 MHz
- High Slew Rate: 2.4 V/μs
- Wide Power-Supply Range: 2.7 V to 16 V (TLV271), 36 V (TLV/NCV272/274)
- Low Supply Current: 550 μA
- Low Input Bias Current: 45 pA
- Wide Temperature Range: -40°C to 125°C
- TSOP-5, Micro-8, SOIC-8, SOIC-14, TSSOP-14 Packages
- NCV Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC-Q100 Qualified and PPAP Capable
- These Devices are Pb–Free, Halogen Free/BFR Free and are RoHS Compliant

Applications

- Notebook Computers
- Portable Instruments
- Signal Conditioning
- Automotive
- Power Supplies
- Current Sensing



ON Semiconductor®

www.onsemi.com



TSOP-5 CASE 483



Micro8 CASE 846A



SOIC-8 CASE 751



SOIC-14 NB CASE 751A



TSSOP-14 CASE 948G

DEVICE MARKING INFORMATION


See general marking information in the device marking section on page 2 of this data sheet.

ORDERING INFORMATION


See detailed ordering and shipping information on page 3 of this data sheet.

MARKING DIAGRAMS


Single Channel Configuration TLV271



Dual Channel Configuration TLV272, NCV272





Quad Channel Configuration TLV274, NCV274




PIN CONNECTIONS

Single Channel Configuration TLV271






Dual Channel Configuration



Quadruple Channel Configuration TLV274, NCV274



ORDERING INFORMATION

| Device | Configuration | Automotive | Marking | Package | Shipping [†] |
|----------------------------------|---------------|------------|---------|----------------|-----------------------|
| TLV271SN1T1G (Style 1 Pinout) | Cinala | | ADG | TOOD 5 | 3000 / Tape and Reel |
| TLV271SN2T1G (Style 2 Pinout) | Single | | ADH | TSOP-5 | 3000 / Tape and Reel |
| TLV272DR2G | Dual | No | V272 | SOIC-8 | 2500 / Tape and Reel |
| TLV272DMR2G | Duai | | V272 | Micro-8/MSOP-8 | 4000 / Tape and Reel |
| TLV274DR2G | Quad | | V274 | SOIC-14 | 2500 / Tape and Reel |
| TLV274DTBR2G | Quad | | V274 | TSSOP-14 | 2500 / Tape and Reel |
| NCV272DR2G* | Dual | | V272 | SOIC-8 | 2500 / Tape and Reel |
| NCV272DMR2G* | Duai | Yes | V272 | Micro-8/MSOP-8 | 4000 / Tape and Reel |
| NCV274DR2G* | Ound | res | V274 | SOIC-14 | 2500 / Tape and Reel |
| NCV274DTBR2G* | Quad | | V274 | TSSOP-14 | 2500 / Tape and Reel |

[†]For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

^{*}NCV Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC-Q100 Qualified and PPAP Capable.

MAXIMUM RATINGS

| Symbol | Rating | | Value | Unit |
|--------------------|--------------------------------------------------------|----------------------------|-------------------------------------|----------------|
| V _{DD} | Supply Voltage (Note 1) TLV/NCV2 | TLV271 272/274 | 16.5 36 | V V |
| V _{ID} | Input Differential Voltage | | ± Supply Voltage | V |
| VI | Input Common Mode Voltage Range (Note 1) | | -0.2 V to (V _{DD} + 0.2 V) | ٧ |
| I _I | Maximum Input Current | | ±10 | mA |
| I _O | Output Current Range | | ±100 | mA |
| | Continuous Total Power Dissipation (Note 1) | | 200 | mW |
| TJ | Maximum Junction Temperature | | 150 | °C |
| T _A | Operating Ambient Temperature Range (free-air) | | -40 to 125 | °C |
| T _{STG} | Storage Temperature Range | | -65 to 150 | °C |
| ESD _{HBM} | ESD Capability, Human Body Model | | 2 | kV |
| ESD _{CDM} | TLV/N | TLV271 ICV272 ICV274 | TBD 2 1 | kV kV kV |
| | Mounting Temperature (Infrared or Convection – 20 sec) | | 260 | °C |

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

THERMAL INFORMATION

| Parameter | Symbol | Package | Single Layer Board (Note 2) | Multi-Layer Board (Note 3) | Unit |
|---------------------|-------------------|------------------|--------------------------------|-------------------------------|------|
| | | TSOP-5 | 333 | 195 | |
| | | Micro-8 / MSOP-8 | 236 | 167 | |
| Junction-to-Ambient | $\theta_{\sf JA}$ | SOIC-8 | 190 | 131 | °C/W |
| | | SOIC-14 | 142 | 101 | 1 |
| | | TSSOP-14 | 179 | 128 | 1 |

^{2.} Values based on a 1S standard PCB according to JEDEC51-3 with 1.0 oz copper and a 300 mm² copper area

^{1.} Continuous short–circuit operation to ground at elevated ambient temperature can result in exceeding the maximum allowed junction temperature of 150°C. Output currents in excess of 45 mA over long term may adversely affect reliability. Shorting output to either V+ or V- will adversely affect reliability.

^{3.} Values based on a 1S2P standard PCB according to JEDEC51-7 with 1.0 oz copper and a 100 mm² copper area

TLV271 DC ELECTRICAL CHARACTERISTICS

(V_{DD} = 2.7V, 3.3V, 5V & ± 5 V (Note 4), T_A = 25°C, R_L \geq 10 k Ω unless otherwise noted)

| Parameter | Symbol | Conditions | | Min | Тур | Max | Unit |
|----------------------------------|-------------------|----------------------------------------------------------------------------------------------|-----------------------------------------------------------------|-----|------|------|-------|
| Input Offset Voltage | V _{IO} | $VIC = V_{DD}/2, V_{O} = V_{DD}/2, R_{L} = 10 \text{ k}\Omega, R_{S}$ | _S = 50 Ω | | 0.5 | 5 | mV |
| | | T _A = -40°C to +105°C | | | | 7 | |
| Offset Voltage Drift | ICV _{OS} | VIC = $V_{DD}/2$, $V_O = V_{DD}/2$, $R_L = 10 \text{ k}\Omega$, $R_S = 50 \Omega$ | | | 2 | | μV/°C |
| Common Mode Rejection Ratio | CMRR | $0 \text{ V} \leq \text{VIC} \leq \text{V}_{DD} - 1.35 \text{ V}, \text{R}_{S} = 50 \Omega$ | V _{DD} = 2.7 V | 58 | 70 | | dB |
| | | $T_A = -40^{\circ}\text{C to } +105^{\circ}\text{C}$ | | 55 | | | |
| | | $0 \text{ V} \leq \text{VIC} \leq \text{V}_{DD} - 1.35 \text{ V}, \text{ R}_{S} = 50 \Omega$ | V _{DD} = 5 V | 65 | 130 | | |
| | | $T_A = -40$ °C to $+105$ °C | 1 | 62 | | | |
| | | $0 \text{ V} \leq \text{VIC} \leq \text{V}_{DD} - 1.35 \text{ V}, \text{R}_{S} = 50 \Omega$ | V _{DD} = ±5 V | 69 | 140 | | |
| | | $T_A = -40^{\circ}\text{C to } +105^{\circ}\text{C}$ | | 66 | | | |
| Power Supply | PSRR | V_{DD} = 2.7 V to 16 V, VIC = $V_{DD}/2$, No Load | | 70 | 135 | | dB |
| Rejection Ratio | | $T_A = -40^{\circ}\text{C to } +105^{\circ}\text{C}$ | $_{\rm A} = -40^{\circ}{\rm C} \text{ to } +105^{\circ}{\rm C}$ | | | | |
| Large Signal | A _{VD} | $V_{O(pp)} = V_{DD}/2$, $R_L = 10 \text{ k}\Omega$ | V _{DD} = 2.7 V | 97 | 106 | | dB |
| Voltage Gain | | $T_A = -40^{\circ}\text{C to } +105^{\circ}\text{C}$ | | 76 | | | |
| | | $V_{O(pp)} = V_{DD}/2$, $R_L = 10 \text{ k}\Omega$ | V _{DD} = 3.3 V | 97 | 123 | | |
| | | $T_A = -40^{\circ}\text{C to } +105^{\circ}\text{C}$ | | 76 | | | |
| | | $V_{O(pp)} = V_{DD}/2$, $R_L = 10 \text{ k}\Omega$ | V _{DD} = 5 V | 100 | 127 | | |
| | | $T_A = -40^{\circ}\text{C to } +105^{\circ}\text{C}$ | | 86 | | | |
| | | $V_{O(pp)} = V_{DD}/2$, $R_L = 10 \text{ k}\Omega$ | V _{DD} = ±5 V | 100 | 130 | | |
| | | $T_A = -40^{\circ}\text{C to } +105^{\circ}\text{C}$ | | 90 | | | |
| Input Bias Current | Ι _Β | $V_{DD} = 5 \text{ V, VIC} = V_{DD}/2, V_{O} = V_{DD}/2,$ | T _A = 25°C | | 45 | 150 | pА |
| | | $R_S = 50 \Omega$ | T _A = 105°C | | | 1000 | |
| Input Offset Current | I _{IO} | $V_{DD} = 5 \text{ V, VIC} = V_{DD}/2, V_{O} = V_{DD}/2,$ | T _A = 25°C | | 45 | 150 | pА |
| | | $R_S = 50 \Omega$ | T _A = 105°C | | | 1000 | |
| Differential Input Resistance | r _{i(d)} | | | | 1000 | | GΩ |
| Common-mode Input Capacitance | C _{IC} | f = 21 kHz | | | 8 | | pF |

^{4.} V_{DD} = ± 5 V is shorthand for V_{DD} = + 5 V and V_{EE} = - 5 V.

TLV271 DC ELECTRICAL CHARACTERISTICS

(V_DD = 2.7V, 3.3V, 5V & $\pm\,5$ V (Note 4), T_A = 25°C, $R_L\,\geq\,10~k\Omega$ unless otherwise noted)

| Parameter | Symbol | Conditions | | Min | Тур | Max | Unit |
|-----------------------------|-----------------|----------------------------------------------------------|-------------------------|------|------|------|---------|
| Output Swing | V _{OH} | $VIC = V_{DD}/2$, $I_{OH} = -1$ mA | V _{DD} = 2.7 V | 2.55 | 2.58 | | ٧ |
| (High-level) | | $T_A = -40^{\circ}\text{C to } +105^{\circ}\text{C}$ | | 2.48 | | | |
| | | $VIC = V_{DD}/2$, $I_{OH} = -1$ mA | V _{DD} = 3.3 V | 3.15 | 3.21 | | |
| | | $T_A = -40^{\circ}\text{C to } +105^{\circ}\text{C}$ | | 3.00 | | | |
| | | $VIC = V_{DD}/2$, $I_{OH} = -1$ mA | V _{DD} = 5 V | 4.8 | 4.93 | | |
| | | $T_A = -40^{\circ}\text{C to } +105^{\circ}\text{C}$ | | 4.75 | | | |
| | | $VIC = V_{DD}/2$, $I_{OH} = -1$ mA | V _{DD} = ±5 V | 4.92 | 4.96 | | |
| | | $T_A = -40^{\circ}\text{C to } +105^{\circ}\text{C}$ | | 4.9 | | | |
| | | $VIC = V_{DD}/2$, $I_{OH} = -5$ mA | V _{DD} = 2.7 V | 1.9 | 2.1 | | V |
| | | $T_A = -40^{\circ}\text{C to } +105^{\circ}\text{C}$ | | 1.5 | | | |
| | | $VIC = V_{DD}/2$, $I_{OH} = -5$ mA | V _{DD} = 3.3 V | 2.5 | 2.89 | | |
| | | T _A = -40°C to +105°C | | 2.1 | | | |
| | | $VIC = V_{DD}/2$, $I_{OH} = -5 \text{ mA}$ | V _{DD} = 5 V | 4.5 | 4.68 | | |
| | | $T_A = -40^{\circ}C \text{ to } +105^{\circ}C$ | | 4.35 | | | |
| | | $VIC = V_{DD}/2$, $I_{OH} = -5$ mA | V _{DD} = ±5 V | 4.7 | 4.78 | | |
| | | T _A = -40°C to +105°C | | 4.65 | | | |
| Output Swing (Low-level) | V _{OL} | $VIC = V_{DD}/2$, $I_{OL} = -1$ mA | V _{DD} = 2.7 V | | 0.1 | 0.15 | V |
| | | T _A = -40°C to +105°C | | | | 0.22 | |
| | | $VIC = V_{DD}/2$, $I_{OL} = -1$ mA | V _{DD} = 3.3 V | | 0.03 | 0.15 | |
| | | T _A = -40°C to +105°C | | | | 0.22 | |
| | | $VIC = V_{DD}/2$, $I_{OL} = -1$ mA | V _{DD} = 5 V | | 0.03 | 0.1 | |
| | | T _A = -40°C to +105°C | | | | 0.15 | |
| | | $VIC = V_{DD}/2$, $I_{OL} = -1$ mA | V _{DD} = ±5 V | | 0.05 | 0.08 | |
| | | T _A = -40°C to +105°C | | | | 0.1 | |
| | | $VIC = V_{DD}/2$, $I_{OL} = -5$ mA | V _{DD} = 2.7 V | | 0.5 | 0.7 | V |
| | | $T_A = -40^{\circ}\text{C to } +105^{\circ}\text{C}$ | | | | 1.1 | |
| | | $VIC = V_{DD}/2$, $I_{OL} = -5$ mA | V _{DD} = 3.3 V | | 0.13 | 0.7 | |
| | | T _A = -40°C to +105°C | | | | 1.1 | |
| | | $VIC = V_{DD}/2$, $I_{OL} = -5$ mA | V _{DD} = 5 V | | 0.13 | 0.4 | |
| | | $T_A = -40^{\circ}\text{C to } +105^{\circ}\text{C}$ | | | | 0.5 | |
| | | VIC = V _{DD} /2, I _{OL} = -5 mA | V _{DD} = ±5 V | | 0.16 | 0.3 | |
| | | T _A = -40°C to +105°C | | | | 0.35 | |
| Output Current | Io | $V_O = 0.5 \text{ V from rail}, V_{DD} = 2.7 \text{ V}$ | Positive rail | | 4.0 | | mA |
| | | | Negative rail | | 5.0 | | mA • |
| | | $V_O = 0.5 \text{ V from rail}, V_{DD} = 5 \text{ V}$ | Positive rail | | 7.0 | | |
| | | | Negative rail | | | 1 | |
| | | V _O = 0.5 V from rail, V _{DD} = 10 V | Positive rail | | 13 | | 1 |
| | | | Negative rail | | 12 | | |

^{4.} V_{DD} = ± 5 V is shorthand for V_{DD} = +5 V and V_{EE} = -5 V.

TLV271 DC ELECTRICAL CHARACTERISTICS

(V_DD = 2.7V, 3.3V, 5V & $\pm\,5$ V (Note 4), T_A = 25°C, $R_L\,\geq\,$ 10 $k\Omega$ unless otherwise noted)

| Parameter | Symbol | Conditions | | Min | Тур | Max | Unit |
|-----------------------------------|-----------------|-----------------------------------------|-------------------------|-----|-----|------|------|
| Power Supply Quiescent Current | I _{DD} | $V_O = V_{DD}/2$ | V _{DD} = 2.7 V | | 380 | 560 | μΑ |
| Quiescent Current | | | V _{DD} = 3.3 V | | 385 | 620 | |
| | | | V _{DD} = 5 V | | 390 | 660 | |
| | | | V _{DD} = 10 V | | 400 | 800 | |
| | | $T_A = -40^{\circ}C$ to $+105^{\circ}C$ | | | | 1000 | |

^{4.} $V_{DD} = \pm 5 \text{ V}$ is shorthand for $V_{DD} = +5 \text{ V}$ and $V_{EE} = -5 \text{ V}$.

TLV271 AC ELECTRICAL CHARACTERISTICS

(V_{DD} = 2.7 V, 5 V, & ± 5 V (Note 5), T_A = 25°C, and R_L \geq 10 k Ω unless otherwise noted)

| Parameter | Symbol | Conditions | | Min | Тур | Max | Unit |
|---------------------------------|----------------|----------------------------------------------------------------------------------------------------------------------------------------|----------------------------------|------|-------|-----|--------------------|
| Unity Gain Bandwidth | UGBW | $R_L = 2 \text{ k}\Omega$, $C_L = 10 \text{ pF}$ | V _{DD} = 2.7 V | | 3.2 | | MHz |
| Bandwidth | | | V _{DD} = 5 V to 10 V | | 3.5 | | |
| Slew Rate at Unity | SR | $V_{O(pp)} = V_{DD}/2$, $R_L = 10 \text{ k}\Omega$, $C_L = 50 \text{ pF}$ | V _{DD} = 2.7 V | 1.35 | 2.1 | | V/μS |
| Gain | | $T_A = -40^{\circ}\text{C to } +105^{\circ}\text{C}$ | | 1 | | | |
| | | $V_{O(pp)} = V_{DD}/2$, $R_L = 10 \text{ k}\Omega$, $C_L = 50 \text{ pF}$ | V _{DD} = 5 V | 1.45 | 2.3 | | 1 |
| | | $T_A = -40^{\circ}\text{C to } +105^{\circ}\text{C}$ | 1 | 1.2 | | | |
| | | $V_{O(pp)} = V_{DD}/2$, $R_L = 10 \text{ k}\Omega$, $C_L = 50 \text{ pF}$ | $V_{DD} = \pm 5 \text{ V}$ | 1.8 | 2.6 | | |
| | | T _A = -40°C to +105°C | | 1.3 | | | |
| Phase Margin | θ_{m} | $R_L = 2 \text{ k}\Omega$, $C_L = 10 \text{ pF}$ | | | 45 | | 0 |
| Gain Margin | | R_L = 2 k Ω , C_L = 10 pF | | | 14 | | dB |
| Settling Time to 0.1% | t _S | $ \begin{array}{l} \mbox{V-step(pp)} = \mbox{1 V, AV} = -\mbox{1, R}_L = 2 \mbox{ k}\Omega, \\ \mbox{C}_L = \mbox{10 pF} \end{array} $ | V _{DD} = 2.7 V | | 2.9 | | μS |
| | | V -step(pp) = 1 V, AV = -1, R_L = 2 k Ω , C_L = 47 pF | V _{DD} = 5 V, ± 5 V | | 2.0 | | |
| Total Harmonic | THD+N | $V_{DD} = 2.7 \text{ V}, V_{O(pp)} = V_{DD}/2, R_L = 2 \text{ k}\Omega,$ | AV = 1 | | 0.004 | | % |
| Distortion plus Noise | | f = 10 kHz | AV = 10 | | 0.04 | | |
| | | | AV = 100 | | 0.3 | | |
| | | $V_{DD} = 5 \text{ V}, \pm 5 \text{ V}, V_{O(pp)} = V_{DD}/2, R_L =$ | AV = 1 | | 0.004 | | |
| | | 2 kΩ, f = 10 kHz | AV = 10 | | 0.04 | | |
| | | | AV = 100 | | 0.03 | | |
| Input-Referred | e _n | f = 1 kHz | • | | 30 | | nV/√ Hz |
| Voltage Noise | | f = 10 kHz | | | 20 | | 1 |
| Input-Referred Current Noise | i _n | f = 1 kHz | | | 0.6 | | fA/√ Hz |

^{5.} V_{DD} = ± 5 V is shorthand for V_{DD} = + 5 V and V_{EE} = - 5 V.

TLV/NCV 272/274 DC ELECTRICAL CHARACTERISTICS

((V_DD = 2.7 V, 5 V, 10 V, 36 V), T_A = 25°C, $R_L \geq~10~k\Omega$ unless otherwise noted)

| Parameter | Symbol | Conditions | | Min | Тур | Max | Unit |
|----------------------------------|-------------------|---------------------------------------------------------------------------------|-------------------------|----------|-----|------|-------|
| Input Offset Voltage | V _{IO} | $VIC = V_{DD}/2, V_O = V_{DD}/2, R_L = 10 \text{ k}\Omega$ | | | 1.3 | ±3 | mV |
| | | $T_A = -40^{\circ}\text{C to } +125^{\circ}\text{C}$ | | | | ±4 | |
| Offset Voltage Drift | ICV _{OS} | $VIC = V_{DD}/2$, $V_O = V_{DD}/2$, $R_L = 10 \text{ k}\Omega$ | | | 2 | | μV/°C |
| Common Mode | CMRR | V _{CM} = V _{SS} + 0.2 V to V _{DD} - 1.35 V | V _{DD} = 2.7 V | 90 | 110 | | dB |
| Rejection Ratio | | $T_A = -40$ °C to $+125$ °C | 1 | 69 | | | |
| | | V _{CM} = V _{SS} + 0.2 V to V _{DD} - 1.35 V | V _{DD} = 5 V | 102 | 125 | | |
| | | $T_A = -40$ °C to +125°C | 1 | 80 | | | |
| | | V _{CM} = V _{SS} + 0.2 V to V _{DD} – 1.35 V | V _{DD} = 10 V | 110 | 130 | | |
| | | $T_A = -40$ °C to $+125$ °C | 1 | 87 | | | |
| | | V _{CM} = V _{SS} + 0.2 V to V _{DD} - 1.35 V | V _{DD} = 36 V | 120 | 145 | | |
| | | $T_A = -40^{\circ}\text{C to } +125^{\circ}\text{C}$ (TLV/NCV272) (TLV/NCV274) | | 95 85 | | | |
| Power Supply | PSRR | V _{DD} = 2.7 V to 36 V, VIC = V _{DD} /2, No Loa | ad | 114 | 135 | | dB |
| Rejection Ratio | | $T_A = -40$ °C to +125°C | 100 | | | | |
| Large Signal Voltage Gain | A_{VD} | $V_{O(pp)} = V_{DD}/2$, $R_L = 10 \text{ k}\Omega$ | V _{DD} = 2.7 V | 96 | 118 | | dB |
| | | $T_A = -40$ °C to +125°C | 1 | 86 | | | |
| | | $V_{O(pp)} = V_{DD}/2$, $R_L = 10 \text{ k}\Omega$ | V _{DD} = 5 V | 96 | 120 | | |
| | | $T_A = -40$ °C to +125°C | 1 | 86 | | | |
| | | $V_{O(pp)} = V_{DD}/2$, $R_L = 10 \text{ k}\Omega$ | V _{DD} = 10 V | 98 | 120 | | |
| | | $T_A = -40^{\circ}\text{C to } +125^{\circ}\text{C}$ | 1 | 88 | 3 | | |
| | | $V_{O(pp)} = V_{DD}/2$, $R_L = 10 \text{ k}\Omega$ | V _{DD} = 36 V | 98 | 120 | | 1 |
| | | $T_A = -40^{\circ}\text{C to } +125^{\circ}\text{C}$ | 1 | 88 | | | |
| Input Bias Current | Ι _Β | $V_{DD} = 5 \text{ V}, \text{ VIC} = V_{DD}/2, V_{O} = V_{DD}/2$ | T _A = 25°C | | 5 | 200 | pA |
| | | V _{DD} = 2.7 to 36 V, | TLV/NCV272 | | | 2000 | |
| | | $T_A = -40^{\circ}\text{C to } +125^{\circ}\text{C}$ | TLV/NCV274 | | | 1500 | |
| Input Offset Current | I _{IO} | V_{DD} = 5 V, VIC = $V_{DD}/2$, V_{O} = $V_{DD}/2$, R_{S} = 50 Ω | T _A = 25°C | | 2 | 75 | pA |
| | | V _{DD} = 2.7 to 36 V, | TLV/NCV272 | | | 500 | |
| | | $T_A = -40^{\circ}\text{C to } +125^{\circ}\text{C}$ | TLV/NCV274 | | | 200 | |
| Channel Separation | XTLK | DC | TLV/NCV272 | | 100 | | dB |
| | | | TLV/NCV274 | | 115 | | dB |
| Differential Input Resistance | R _{i(d)} | | | | 5 | | GΩ |
| Common-mode Input Capacitance | C _{IC} | | | | 3.5 | | pF |

TLV/NCV 272/274 DC ELECTRICAL CHARACTERISTICS

((V_DD = 2.7 V, 5 V, 10 V, 36 V), T_A = 25°C, $R_L \, \ge \,$ 10 k Ω unless otherwise noted)

| Parameter | Symbol | Condition | s | Min | Тур | Max | Unit |
|-----------------------------------|-----------------|--------------------------------------------------------------|-------------------------|-----|-------|------|------|
| Output Swing | V _{OH} | VIC = V _{DD} /2 | V _{DD} = 2.7 V | | 0.006 | 0.15 | V |
| (High-level) | | $T_A = -40^{\circ}\text{C to } +125^{\circ}\text{C}$ | | | | 0.22 | |
| | | VIC = V _{DD} /2 | V _{DD} = 5 V | | 0.013 | 0.20 | |
| | | $T_A = -40^{\circ}\text{C to } +125^{\circ}\text{C}$ | | | | 0.25 | |
| | | VIC = V _{DD} /2 | V _{DD} = 10 V | | 0.023 | 0.08 | |
| | | $T_A = -40^{\circ}\text{C to } +125^{\circ}\text{C}$ | | | | 0.10 | |
| | | VIC = V _{DD} /2 | V _{DD} = 36 V | | 0.074 | 0.10 | |
| | | $T_A = -40^{\circ}\text{C to } +125^{\circ}\text{C}$ | | | | 0.15 | |
| Output Swing | V _{OL} | VIC = V _{DD} /2 | V _{DD} = 2.7 V | | 0.005 | 0.15 | V |
| (Low-level) | | $T_A = -40^{\circ}\text{C to } +125^{\circ}\text{C}$ | | | | 0.22 | |
| | | VIC = V _{DD} /2 | V _{DD} = 5 V | | 0.01 | 0.10 | |
| | | $T_A = -40^{\circ}\text{C to } +125^{\circ}\text{C}$ | | | | 0.15 | |
| | | VIC = V _{DD} /2 | V _{DD} = 10 V | | 0.022 | 0.3 | |
| | | $T_A = -40^{\circ}\text{C to } +125^{\circ}\text{C}$ | | | | 0.35 | |
| | | VIC = V _{DD} /2 | V _{DD} = 36 V | | 0.065 | 0.3 | |
| | | $T_A = -40^{\circ}\text{C to } +125^{\circ}\text{C}$ | | | | 0.35 | |
| Output Current | Io | V _{DD} = 2.7 V | Positive rail | | 50 | | mA |
| | | | Negative rail | | 70 | | |
| | | V _{DD} = 5 V | Positive rail | | 60 | | |
| | | | Negative rail | | 50 | | |
| | | V _{DD} = 10 V | Positive rail | | 65 | | |
| | | | Negative rail | | 50 | | |
| | | V _{DD} = 36 V | Positive rail | | 65 | | |
| | | | Negative rail | | 50 | | |
| Power Supply Quiescent Current | I _{DD} | V _O = V _{DD} /2, Per channel, no load | V _{DD} = 2.7 V | | 405 | 525 | μΑ |
| Quiescent Current | | rei chaillei, no load | V _{DD} = 5 V | | 410 | 530 | |
| | | | V _{DD} = 10 V | | 416 | 540 | |
| | | | V _{DD} = 36 V | | 465 | 600 | |
| | | $T_A = -40^{\circ}\text{C to } +105^{\circ}\text{C}$ | | | | 700 | |


NOTE: Power dissipation must be limited to prevent junction temperature from exceeding 150°C. See Absolute Maximum Ratings for more information.

TLV/NCV 272/274 AC ELECTRICAL CHARACTERISTICS


((V_DD = 2.7 V, 5 V, 10 V, 36 V), T_A = 25°C, and $R_L \geq$ 10 $k\Omega$ unless otherwise noted)

| Parameter | Symbol | Conditions | | Min | Тур | Max | Unit |
|---------------------------------|----------------|-----------------------------------------------------------|-------------------------|-----|-------|-----|--------------------|
| Unity Gain Bandwidth | UGBW | C _L = 25 pF | V _{DD} = 2.7 V | | 3 | | MHz |
| Slew Rate at Unity | SR | C_L = 20 pF, R_L = 2 k Ω | V _{DD} = 2.7 V | | 2.8 | | V/μS |
| Gain | | | V _{DD} = 5 V | | 2.7 | | |
| | | | V _{DD} = 10 V | | 2.6 | | |
| | | | V _{DD} = 36 V | | 2.4 | | |
| Phase Margin | θ_{m} | C _L = 25 pF | | | 50 | | 0 |
| Gain Margin | | C _L = 25 pF | | | 14 | | dB |
| Settling Time to | t _S | $V_O = 1 V_{pp}$, Gain = 1, $C_L = 20 pF$ | V _{DD} = 2.7 V | | 0.6 | | μS |
| 0.1% | | $V_{O} = 3 V_{pp}$, Gain = 1, $C_{L} = 20 pF$ | V _{DD} = 5 V | | 1.2 | | |
| | | $V_{O} = 8.5 V_{pp}$, Gain = 1, $C_{L} = 20 pF$ | V _{DD} = 10 V | | 3.4 | | |
| | | $V_O = 10 V_{pp}$, Gain = 1, $C_L = 20 pF$ | V _{DD} = 36 V | | 3.2 | | |
| Total Harmonic | THD+N | $V_{IN} = 0.5 V_{pp}$, f = 1 kHz, Av = 1 | V _{DD} = 2.7 V | | 0.05 | | % |
| Distortion plus Noise | | V _{IN} = 2.5 V _{pp} , f = 1 kHz, Av = 1 | V _{DD} = 5 V | | 0.009 | | |
| | | V _{IN} = 7.5 V _{pp} , f = 1 kHz, Av = 1 | V _{DD} = 10 V | | 0.004 | | |
| | | $V_{IN} = 28.5 V_{pp}, f = 1 \text{ kHz}, Av = 1$ | V _{DD} = 36 V | | 0.001 | | |
| Input-Referred | e _n | f = 1 kHz | | | 30 | | nV/√ Hz |
| Voltage Noise | | f = 10 kHz | | | 20 | | |
| Input-Referred Current Noise | i _n | f = 1 kHz | | | 90 | | fA/√Hz |

TYPICAL CHARACTERISTICS



TYPICAL CHARACTERISTICS



FREQUENCY (kHz)

Figure 11. Peak-to-Peak Output vs. Supply vs.

Frequency

10

100

1k

Figure 12. Quiescent Current Per Channel vs. Supply Voltage for TLV/NCV272/274

18

SUPPLY VOLTAGE (V)

36

10k


0.2

2

0.01

0.1

TYPICAL CHARACTERISTICS



140 $V_S = 2.7 \text{ V}, V_{SS}$ 120 $V_S = 36 \text{ V}, V_{DD}$ $V_S = 36 V V_{SS}$ 100 PSRR (dB) 80 60 40 20 0 10 100 1k 10k 100k 1M FREQUENCY (Hz)

Figure 13. PSRR vs. Frequency for TLV271

Figure 14. PSRR vs. Frequency for TLV/NCV272/274




Figure 15. Open Loop Gain and Phase vs. Frequency




Figure 16. Gain Bandwidth Product vs. Temperature




Figure 17. Slew Rate vs. Supply Voltage

TYPICAL CHARACTERISTICS




Figure 18. Slew Rate vs. Temperature




Figure 19. Voltage Noise vs. Frequency




Figure 20. 2.5 V Inverting Large Signal Pulse Response




Figure 21. 2.5 V Non-Inverting Large Signal Pulse Response




Figure 22. 2.5 V Inverting Small Signal Pulse Response




Figure 23. 2.5 V Non-Inverting Small Signal Pulse Response

250 mV/div

25 mV/div

TYPICAL CHARACTERISTICS




Figure 24. 3 V Inverting Large Signal Pulse Response




Figure 25. 3 V Non-Inverting Large Signal Pulse Response




Figure 26. 3 V Inverting Small Signal Pulse Response




Figure 27. 3 V Non-Inverting Small Signal Pulse Response




Figure 28. 6 V Inverting Large Signal Pulse Response




Figure 29. 6 V Non-Inverting Large Signal Pulse Response

500 mV/div

TYPICAL CHARACTERISTICS




Figure 30. 6 V Inverting Small Signal Pulse Response




Figure 31. 6 V Non-Inverting Small Signal Pulse Response




Figure 32. CMRR vs. Frequency for TLV/NCV272/274




Figure 33. Input Bias and Offset Current vs. Temperature for TLV/NCV272/274




Figure 34. Low Level Output vs. Output Current for TLV/NCV272/274





Figure 35. High Level Output vs. Output Current for TLV/NCV272/274

TYPICAL CHARACTERISTICS



25 20 15 Input V_S = 36 V A_V = +1 R_L = 10 kΩ 10 -20 0 20 40 60 TIME (μs)

Figure 38. Non-inverting Large Signal Transient Response for TLV/NCV272/274

 $\label{eq:TIME of mass} \mbox{Figure 39. Inverting Large Signal Transient} \\ \mbox{Response for TLV/NCV272/274}$

20

40

60

0

-20

APPLICATIONS




Figure 40. Voltage Reference




Figure 41. Wien Bridge Oscillator





Figure 42. Comparator with Hysteresis



Given: f_0 = center frequency $A(f_0)$ = gain at center frequency

Choose value
$$f_o$$
, $\frac{C}{Q}$
Then: $R3 = \frac{Q}{\pi f_O C}$
$$R1 = \frac{R3}{2 \, A(f_O)}$$

$$R2 = \frac{R1 \, R3}{4 \, Q^2 \, R1 - R3}$$


For less than 10% error from operational amplifier, (($Q_O f_O$)/BW) < 0.1 where f_o and BW are expressed in Hz. If source impedance varies, filter may be preceded with voltage follower buffer to stabilize filter parameters.

Figure 43. Multiple Feedback Bandpass Filter





TSOP-5 **CASE 483 ISSUE N**

DATE 12 AUG 2020









NOTES:


- DIMENSIONING AND TOLERANCING PER ASME
- CONTROLLING DIMENSION: MILLIMETERS.
 MAXIMUM LEAD THICKNESS INCLUDES LEAD FINISH
 THICKNESS. MINIMUM LEAD THICKNESS IS THE
 MINIMUM THICKNESS OF BASE MATERIAL.
- MINIMUM I HICKNESS OF BASE MAI EHIAL.

 DIMENSIONS A AND B DO NOT INCLUDE MOLD
 FLASH, PROTRUSIONS, OR GATE BURRS. MOLD
 FLASH, PROTRUSIONS, OR GATE BURRS SHALL NOT
 EXCEED 0.15 PER SIDE. DIMENSION A.

 OPTIONAL CONSTRUCTION: AN ADDITIONAL
- TRIMMED LEAD IS ALLOWED IN THIS LOCATION. TRIMMED LEAD NOT TO EXTEND MORE THAN 0.2 FROM BODY.

| | MILLIMETERS | | | | | |
|-----|-------------|------|--|--|--|--|
| DIM | MIN | MAX | | | | |
| Α | 2.85 | 3.15 | | | | |
| В | 1.35 | 1.65 | | | | |
| С | 0.90 | 1.10 | | | | |
| D | 0.25 | 0.50 | | | | |
| G | 0.95 | BSC | | | | |
| Н | 0.01 | 0.10 | | | | |
| J | 0.10 | 0.26 | | | | |
| K | 0.20 | 0.60 | | | | |
| М | 0 ° | 10 ° | | | | |
| S | 2.50 | 3.00 | | | | |

SOLDERING FOOTPRINT*



^{*}For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

GENERIC MARKING DIAGRAM*





XXX = Specific Device Code XXX = Specific Device Code

= Assembly Location = Date Code

= Year = Pb-Free Package

= Work Week W

= Pb-Free Package

(Note: Microdot may be in either location)

*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot " ■", may or may not be present.


| DOCUMENT NUMBER: | 98ARB18753C | Electronic versions are uncontrolled except when accessed directly from the Document Reposi Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red. | | | |
|------------------|-------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-------------|--|--|
| DESCRIPTION: | TSOP-5 | | PAGE 1 OF 1 | | |

ON Semiconductor and (III) are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the



SOIC-8 NB CASE 751-07 **ISSUE AK**


DATE 16 FEB 2011



- NOTES:
 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
 CONTROLLING DIMENSION: MILLIMETER.
- DIMENSION A AND B DO NOT INCLUDE MOLD PROTRUSION.
- MAXIMUM MOLD PROTRUSION 0.15 (0.006) PER SIDE
- DIMENSION D DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.127 (0.005) TOTAL IN EXCESS OF THE D DIMENSION AT MAXIMUM MATERIAL CONDITION.
- 751-01 THRU 751-06 ARE OBSOLETE. NEW STANDARD IS 751-07.


| | MILLIMETERS | | INCHES | |
|-----|-------------|-------|-----------|-------|
| DIM | MIN | MAX | MIN | MAX |
| Α | 4.80 | 5.00 | 0.189 | 0.197 |
| В | 3.80 | 4.00 | 0.150 | 0.157 |
| C | 1.35 | 1.75 | 0.053 | 0.069 |
| D | 0.33 | 0.51 | 0.013 | 0.020 |
| G | 1.27 | 7 BSC | 0.050 BSC | |
| Н | 0.10 | 0.25 | 0.004 | 0.010 |
| 7 | 0.19 | 0.25 | 0.007 | 0.010 |
| K | 0.40 | 1.27 | 0.016 | 0.050 |
| М | 0 ° | 8 ° | 0 ° | 8 ° |
| N | 0.25 | 0.50 | 0.010 | 0.020 |
| S | 5.80 | 6.20 | 0.228 | 0.244 |

SOLDERING FOOTPRINT*



^{*}For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

GENERIC MARKING DIAGRAM*



XXXXX = Specific Device Code = Assembly Location = Wafer Lot

= Year = Work Week = Pb-Free Package XXXXXX AYWW AYWW H \mathbb{H} Discrete **Discrete** (Pb-Free)

XXXXXX = Specific Device Code = Assembly Location Α = Year

ww = Work Week = Pb-Free Package

*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot "•", may or may not be present. Some products may not follow the Generic Marking.

STYLES ON PAGE 2

| DOCUMENT NUMBER: | 98ASB42564B | Electronic versions are uncontrolled except when accessed directly from the Document Report Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red. | |
|------------------|-------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-------------|
| DESCRIPTION: | SOIC-8 NB | | PAGE 1 OF 2 |

ON Semiconductor and (III) are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the

SOIC-8 NB CASE 751-07 ISSUE AK

DATE 16 FEB 2011

| STYLE 1: PIN 1. EMITTER 2. COLLECTOR 3. COLLECTOR 4. EMITTER 5. EMITTER 6. BASE 7. BASE 8. EMITTER | STYLE 2: PIN 1. COLLECTOR, DIE, #1 2. COLLECTOR, #1 3. COLLECTOR, #2 4. COLLECTOR, #2 5. BASE, #2 6. EMITTER, #2 7. BASE, #1 8. EMITTER, #1 | STYLE 3: PIN 1. DRAIN, DIE #1 2. DRAIN, #1 3. DRAIN, #2 4. DRAIN, #2 5. GATE, #2 6. SOURCE, #2 7. GATE, #1 8. SOURCE, #1 | STYLE 4: PIN 1. ANODE 2. ANODE 3. ANODE 4. ANODE 5. ANODE 6. ANODE 7. ANODE 8. COMMON CATHODE |
|--------------------------------------------------------------------------------------------------------------------------------------------------------------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------|-----------------------------------------------------------------------------------------------------------------------------------------------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| STYLE 5: PIN 1. DRAIN 2. DRAIN 3. DRAIN 4. DRAIN 5. GATE 6. GATE 7. SOURCE 8. SOURCE | 7. BASE, #1 8. EMITTER, #1 STYLE 6: PIN 1. SOURCE 2. DRAIN 3. DRAIN 4. SOURCE 5. SOURCE 6. GATE 7. GATE 8. SOURCE | STYLE 7: PIN 1. INPUT 2. EXTERNAL BYPASS 3. THIRD STAGE SOURCE 4. GROUND 5. DRAIN 6. GATE 3 7. SECOND STAGE Vd 8. FIRST STAGE Vd | STYLE 8: PIN 1. COLLECTOR, DIE #1 2. BASE, #1 3. BASE, #2 |
| STYLE 9: PIN 1. EMITTER, COMMON 2. COLLECTOR, DIE #1 3. COLLECTOR, DIE #2 4. EMITTER, COMMON 5. EMITTER, COMMON 6. BASE, DIE #2 7. BASE, DIE #1 8. EMITTER, COMMON | STYLE 10: PIN 1. GROUND 2. BIAS 1 3. OUTPUT 4. GROUND 5. GROUND 6. BIAS 2 7. INPUT 8. GROUND | STYLE 11: PIN 1. SOURCE 1 2. GATE 1 3. SOURCE 2 4. GATE 2 5. DRAIN 2 6. DRAIN 2 7. DRAIN 1 8. DRAIN 1 | STYLE 12: PIN 1. SOURCE 2. SOURCE 3. SOURCE 4. GATE 5. DRAIN 6. DRAIN 7. DRAIN 8. DRAIN |
| STYLE 13: PIN 1. N.C. 2. SOURCE 3. SOURCE 4. GATE 5. DRAIN 6. DRAIN 7. DRAIN 8. DRAIN | STYLE 14: PIN 1. N-SOURCE 2. N-GATE 3. P-SOURCE 4. P-GATE 5. P-DRAIN 6. P-DRAIN 7. N-DRAIN 8. N-DRAIN | STYLE 15: PIN 1. ANODE 1 2. ANODE 1 3. ANODE 1 4. ANODE 1 5. CATHODE, COMMON 6. CATHODE, COMMON 7. CATHODE, COMMON 8. CATHODE, COMMON | STYLE 16: PIN 1. EMITTER, DIE #1 2. BASE, DIE #1 3. EMITTER, DIE #2 4. BASE, DIE #2 5. COLLECTOR, DIE #2 6. COLLECTOR, DIE #2 7. COLLECTOR, DIE #1 8. COLLECTOR, DIE #1 |
| STYLE 17: PIN 1. VCC 2. V2OUT 3. V1OUT 4. TXE 5. RXE 6. VEE 7. GND 8. ACC | STYLE 18: PIN 1. ANODE 2. ANODE 3. SOURCE 4. GATE 5. DRAIN 6. DRAIN 7. CATHODE 8. CATHODE | STYLE 19: PIN 1. SOURCE 1 2. GATE 1 3. SOURCE 2 4. GATE 2 5. DRAIN 2 6. MIRROR 2 7. DRAIN 1 8. MIRROR 1 | STYLE 20: PIN 1. SOURCE (N) 2. GATE (N) 3. SOURCE (P) 4. GATE (P) 5. DRAIN 6. DRAIN 7. DRAIN 8. DRAIN |
| 5. RXE 6. VEE 7. GND 8. ACC STYLE 21: PIN 1. CATHODE 1 2. CATHODE 2 3. CATHODE 3 4. CATHODE 4 5. CATHODE 5 6. COMMON ANODE 7. COMMON ANODE 8. CATHODE 6 | STYLE 22: PIN 1. I/O LINE 1 2. COMMON CATHODE/VCC 3. COMMON CATHODE/VCC 4. I/O LINE 3 5. COMMON ANODE/GND 6. I/O LINE 4 7. I/O LINE 5 8. COMMON ANODE/GND | STYLE 23: PIN 1. LINE 1 IN 2. COMMON ANODE/GND 3. COMMON ANODE/GND 4. LINE 2 IN 5. LINE 2 OUT 6. COMMON ANODE/GND 7. COMMON ANODE/GND 8. LINE 1 OUT | STYLE 24: PIN 1. BASE 2. EMITTER 3. COLLECTOR/ANODE 4. COLLECTOR/ANODE 5. CATHODE 6. CATHODE 7. COLLECTOR/ANODE 8. COLLECTOR/ANODE |
| STYLE 25: PIN 1. VIN 2. N/C 3. REXT 4. GND 5. IOUT 6. IOUT 7. IOUT 8. IOUT | STYLE 26: PIN 1. GND 2. dv/dt 3. ENABLE 4. ILIMIT 5. SOURCE 6. SOURCE 7. SOURCE 8. VCC | STYLE 27: PIN 1. ILIMIT 2. OVLO 3. UVLO 4. INPUT+ 5. SOURCE 6. SOURCE 7. SOURCE 8. DRAIN | STYLE 28: PIN 1. SW_TO_GND 2. DASIC_OFF 3. DASIC_SW_DET 4. GND 5. V_MON 6. VBULK 7. VBULK 8. VIN |
| STYLE 29: PIN 1. BASE, DIE #1 2. EMITTER, #1 3. BASE, #2 4. EMITTER, #2 5. COLLECTOR, #2 6. COLLECTOR, #2 7. COLLECTOR, #1 8. COLLECTOR, #1 | STYLE 30: PIN 1. DRAIN 1 2. DRAIN 1 3. GATE 2 4. SOURCE 2 5. SOURCE 1/DRAIN 2 6. SOURCE 1/DRAIN 2 7. SOURCE 1/DRAIN 2 8. GATE 1 | | |

| DOCUMENT NUMBER: 98ASB42564B | | Printed versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red. | | |
|------------------------------|-----------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-------------|--|
| DESCRIPTION: | SOIC-8 NB | | PAGE 2 OF 2 | |


ON Semiconductor and IN are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.




△ 0.10

SOIC-14 NB CASE 751A-03 ISSUE L


DATE 03 FEB 2016












- NOTES:
 1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.
 CONTROLLING DIMENSION: MILLIMETERS.
- DIMENSION b DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE PROTRUSION SHALL BE 0.13 TOTAL IN EXCESS OF AT
- MAXIMUM MATERIAL CONDITION.
 DIMENSIONS D AND E DO NOT INCLUDE MOLD PROTRUSIONS.
- 5. MAXIMUM MOLD PROTRUSION 0.15 PER SIDE

| | MILLIN | IETERS | INCHES | |
|-----|--------|--------|-----------|-------|
| DIM | MIN | MAX | MIN | MAX |
| Α | 1.35 | 1.75 | 0.054 | 0.068 |
| A1 | 0.10 | 0.25 | 0.004 | 0.010 |
| АЗ | 0.19 | 0.25 | 0.008 | 0.010 |
| b | 0.35 | 0.49 | 0.014 | 0.019 |
| D | 8.55 | 8.75 | 0.337 | 0.344 |
| Е | 3.80 | 4.00 | 0.150 | 0.157 |
| œ | 1.27 | BSC | 0.050 BSC | |
| Н | 5.80 | 6.20 | 0.228 | 0.244 |
| h | 0.25 | 0.50 | 0.010 | 0.019 |
| L | 0.40 | 1.25 | 0.016 | 0.049 |
| М | 0 ° | 7° | 0 ° | 7 ° |


SOLDERING FOOTPRINT*



DIMENSIONS: MILLIMETERS

C SEATING PLANE

GENERIC MARKING DIAGRAM*



XXXXX = Specific Device Code Α = Assembly Location

WL = Wafer Lot Υ = Year WW = Work Week G = Pb-Free Package

*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator. "G" or microdot " ■". may or may not be present.

STYLES ON PAGE 2

| DOCUMENT NUMBER: | 98ASB42565B | Electronic versions are uncontrolled except when accessed directly from the Doc Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in | |
|------------------|-------------|---------------------------------------------------------------------------------------------------------------------------------------------------------------|-------------|
| DESCRIPTION: | SOIC-14 NB | | PAGE 1 OF 2 |

ON Semiconductor and unare trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the

^{*}For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

SOIC-14 CASE 751A-03 ISSUE L

DATE 03 FEB 2016

| STYLE 1: PIN 1. COMMON CATHODE 2. ANODE/CATHODE 3. ANODE/CATHODE 4. NO CONNECTION 5. ANODE/CATHODE 6. NO CONNECTION 7. ANODE/CATHODE 8. ANODE/CATHODE 9. ANODE/CATHODE 10. NO CONNECTION 11. ANODE/CATHODE 12. ANODE/CATHODE 13. NO CONNECTION 14. COMMON ANODE | STYLE 2: CANCELLED | STYLE 3: PIN 1. NO CONNECTION 2. ANODE 3. ANODE 4. NO CONNECTION 5. ANODE 6. NO CONNECTION 7. ANODE 8. ANODE 9. ANODE 10. NO CONNECTION 11. ANODE 12. ANODE 13. NO CONNECTION 14. COMMON CATHODE | STYLE 4: PIN 1. NO CONNECTION 2. CATHODE 3. CATHODE 4. NO CONNECTION 5. CATHODE 6. NO CONNECTION 7. CATHODE 8. CATHODE 9. CATHODE 10. NO CONNECTION 11. CATHODE 12. CATHODE 13. NO CONNECTION 14. COMMON ANODE |
|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|---------------------------------------------------------------------------------------------------------------------------------------------------------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| STYLE 5: PIN 1. COMMON CATHODE 2. ANODE/CATHODE 3. ANODE/CATHODE 4. ANODE/CATHODE 5. ANODE/CATHODE 6. NO CONNECTION 7. COMMON ANODE 8. COMMON CATHODE 9. ANODE/CATHODE 10. ANODE/CATHODE 11. ANODE/CATHODE 12. ANODE/CATHODE 13. NO CONNECTION 14. COMMON ANODE | STYLE 6: PIN 1. CATHODE 2. CATHODE 3. CATHODE 4. CATHODE 5. CATHODE 6. CATHODE 7. CATHODE 8. ANODE 9. ANODE 10. ANODE 11. ANODE 12. ANODE 13. ANODE 14. ANODE | STYLE 7: PIN 1. ANODE/CATHODE 2. COMMON ANODE 3. COMMON CATHODE 4. ANODE/CATHODE 5. ANODE/CATHODE 6. ANODE/CATHODE 7. ANODE/CATHODE 8. ANODE/CATHODE 9. ANODE/CATHODE 10. ANODE/CATHODE 11. COMMON CATHODE 12. COMMON ANODE 13. ANODE/CATHODE 14. ANODE/CATHODE | STYLE 8: PIN 1. COMMON CATHODE 2. ANODE/CATHODE 3. ANODE/CATHODE 4. NO CONNECTION 5. ANODE/CATHODE 6. ANODE/CATHODE 7. COMMON ANODE 8. COMMON ANODE 9. ANODE/CATHODE 10. ANODE/CATHODE 11. NO CONNECTION 12. ANODE/CATHODE 13. ANODE/CATHODE 14. COMMON CATHODE |


| DOCUMENT NUMBER: | 98ASB42565B Electronic versions are uncontrolled except when accessed directly from the Documer Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red | | |
|------------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|--|-------------|
| DESCRIPTION: | SOIC-14 NB | | PAGE 2 OF 2 |


ON Semiconductor and III are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.



Micro8 CASE 846A-02 ISSUE K


DATE 16 JUL 2020







-8X 0.80



RECOMMENDED MOUNTING FOOTPRINT

NOTES:

- 1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 2009.
- CONTROLLING DIMENSION: MILLIMETERS
- DIMENSION 6 DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE PROTRUSION SHALL BE 0.10 mm IN EXCESS OF MAXIMUM MATERIAL CONDITION.
- DIMENSIONS D AND E DO NOT INCLUDE MOLD FLASH, PROTRUSION OR GATE BURRS. MOLD FLASH, PROTRUSIONS, OR GATE BURRS SHALL NOT EXCEED 0.15 mm PER SIDE. DIMENSION E DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSION. INTERLEAD FLASH OR PROTRUSION SHALL NOT EXCEED 0.25 mm PER SIDE. DIMENSIONS D AND E ARE DETERMINED AT DATUM F.
- DATUMS A AND B ARE TO BE DETERMINED AT DATUM F.
- A1 IS DEFINED AS THE VERTICAL DISTANCE FROM THE SEATING PLANE TO THE LOWEST POINT ON THE PACKAGE BODY.

| DIM | MILLIMETERS | | | |
|------|----------------|------|------|--|
| ואות | MIN. | N□M. | MAX. | |
| Α | - | - | 1.10 | |
| A1 | 0.05 | 0.08 | 0.15 | |
| b | 0.25 | 0.33 | 0.40 | |
| С | 0.13 | 0.18 | 0.23 | |
| D | 2.90 | 3.00 | 3.10 | |
| E | 2.90 | 3.00 | 3.10 | |
| е | 0.65 BSC | | | |
| HE | 4.75 4.90 5.05 | | | |
| L | 0.40 | 0.55 | 0.70 | |

GENERIC MARKING DIAGRAM*



XXXX = Specific Device Code Α = Assembly Location

Υ = Year W = Work Week = Pb-Free Package


(Note: Microdot may be in either location)

*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot "■", may or may not be present. Some products may not follow the Generic Marking.

| STYLE 1: | STYLE 2: | STYLE 3: |
|--------------------------|----------------------------|----------------------------|
| PIN 1. SOURCE | PIN 1. SOURCE 1 | PIN 1. N-SOURCE |
| 2. SOURCE | 2. GATE 1 | 2. N-GATE |
| SOURCE | SOURCE 2 | P-SOURCE |
| 4. GATE | 4. GATE 2 | 4. P-GATE |
| 5. DRAIN | 5. DRAIN 2 | 5. P-DRAIN |
| 6. DRAIN | 6. DRAIN 2 | 6. P-DRAIN |
| 7. DRAIN | 7. DRAIN 1 | 7. N-DRAIN |
| 8. DRAIN | 8. DRAIN 1 | 8. N-DRAIN |
| | | |

| DOCUMENT NUMBER: | Electronic versions are uncontrolled except when accessed directly from the Printed versions are uncontrolled except when stamped "CONTROLLED CO | | |
|------------------|-----------------------------------------------------------------------------------------------------------------------------------------------------|--|-------------|
| DESCRIPTION: | MICRO8 | | PAGE 1 OF 1 |

ON Semiconductor and unare trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the



DATE 17 FEB 2016

- NOTES.

 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.

 2. CONTROLLING DIMENSION: MILLIMETER.


 3. DIMENSION A DOES NOT INCLUDE MOLD
- FLASH, PROTRUSIONS OR GATE BURRS. MOLD FLASH OR GATE BURRS SHALL NOT EXCEED 0.15 (0.006) PER SIDE.
 DIMENSION B DOES NOT INCLUDE
- INTERLEAD FLASH OR PROTRUSION.
 INTERLEAD FLASH OR PROTRUSION SHALL
- INTERLEAD FLASH OR PROTRUSION SHALL NOT EXCEED 0.25 (0.010) PER SIDE.

 5. DIMENSION K DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.08 (0.003) TOTAL IN EXCESS OF THE K DIMENSION AT MAXIMUM MATERIAL CONDITION.

 6. TERMINAL NUMBERS ARE SHOWN FOR DEFERENCE ONLY
- REFERENCE ONLY.
 DIMENSION A AND B ARE TO BE
- DETERMINED AT DATUM PLANE -W-.

| | MILLIMETERS | | INC | HES |
|-----|-------------|------|-----------|-------|
| DIM | MIN | MAX | MIN | MAX |
| Α | 4.90 | 5.10 | 0.193 | 0.200 |
| В | 4.30 | 4.50 | 0.169 | 0.177 |
| С | | 1.20 | | 0.047 |
| D | 0.05 | 0.15 | 0.002 | 0.006 |
| F | 0.50 | 0.75 | 0.020 | 0.030 |
| G | 0.65 | BSC | 0.026 BSC | |
| Н | 0.50 | 0.60 | 0.020 | 0.024 |
| J | 0.09 | 0.20 | 0.004 | 0.008 |
| J1 | 0.09 | 0.16 | 0.004 | 0.006 |
| K | 0.19 | 0.30 | 0.007 | 0.012 |
| K1 | 0.19 | 0.25 | 0.007 | 0.010 |
| L | 6.40 | BSC | 0.252 | BSC |
| М | o° | 8 ° | 0 ° | 8 ° |

GENERIC MARKING DIAGRAM*



= Assembly Location

= Wafer Lot V = Year

W = Work Week

= Pb-Free Package

(Note: Microdot may be in either location)

*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot " ■", may or may not be present.

| | |
|---------------|-------------------------|
| | |
| | PITCH |
| 0.36 14X 1.26 | |
| | DIMENSIONS: MILLIMETERS |
| | |
| | |
| | |

SOLDERING FOOTPRINT

7.06

| DOCUMENT NUMBER: | 98ASH70246A | Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red. | |
|------------------|-------------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-------------|
| DESCRIPTION: | TSSOP-14 WB | | PAGE 1 OF 1 |

ON Semiconductor and unare trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the

onsemi, ONSEMI, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using **onsemi** products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by **onsemi**. "Typical" parameters which may be provided in **onsemi** data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. **onsemi** does not convey any license under any of its intellectual property rights nor the rights of others. **onsemi** products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use **onsemi** products for any such unintended or unauthorized application, Buyer shall indemnify and hold **onsemi** and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that **onsemi** was negligent regarding the design or manufacture of the part. **onsemi** is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT: Email Requests to: orderlit@onsemi.com

onsemi Website: www.onsemi.com

TECHNICAL SUPPORT North American Technical Support: Voice Mail: 1 800–282–9855 Toll Free USA/Canada Phone: 011 421 33 790 2910

Europe, Middle East and Africa Technical Support:

Phone: 00421 33 790 2910

For additional information, please contact your local Sales Representative