


## N-channel 650 V, 85 mΩ typ., 27 A MDmesh M5 Power MOSFET in a D<sup>2</sup>PAK package



AM01475v1\_noZen

### Features

Order code	V <sub>DS</sub>	R <sub>DS(on)</sub> max.	I <sub>D</sub>
STB35N65M5	650 V	98 mΩ	27 A

- Higher V<sub>DSS</sub> rating
- Higher dv/dt capability
- Excellent switching performance
- Extremely low R<sub>DS(on)</sub>
- 100% avalanche tested

### Applications

- Switching applications

### Description

This device is an N-channel Power MOSFET based on the MDmesh M5 innovative vertical process technology combined with the well-known PowerMESH horizontal layout. The resulting product offers extremely low on-resistance, making it particularly suitable for applications requiring high power and superior efficiency.

#### Product status link

[STB35N65M5](#)

#### Product summary

<b>Order code</b>	STB35N65M5
<b>Marking</b>	35N65M5
<b>Package</b>	D <sup>2</sup> PAK
<b>Packing</b>	Tape and reel

# 1 Electrical ratings

**Table 1. Absolute maximum ratings**

Symbol	Parameter	Value	Unit
V <sub>GS</sub>	Gate-source voltage	±25	V
I <sub>D</sub>	Drain current (continuous) at T <sub>C</sub> = 25 °C	27	A
I <sub>D</sub>	Drain current (continuous) at T <sub>C</sub> = 100 °C	17	A
I <sub>DM</sub> <sup>(1)</sup>	Drain current (pulsed)	108	A
P <sub>TOT</sub>	Total power dissipation at T <sub>C</sub> = 25 °C	160	W
dv/dt <sup>(2)</sup>	Peak diode recovery voltage slope	15	V/ns
T <sub>stg</sub>	Storage temperature range	-55 to 150	°C
T <sub>J</sub>	Maximum operating junction temperature	150	°C

1. Pulse width limited by safe operating area.
2.  $I_{SD} \leq 27 \text{ A}$ ,  $di/dt \leq 400 \text{ A}/\mu\text{s}$ ;  $V_{DS} (\text{peak}) < V_{(BR)DSS}$ .

**Table 2. Thermal data**

Symbol	Parameter	Value	Unit
R <sub>thJC</sub>	Thermal resistance, junction-to-case	0.78	°C/W
R <sub>thJA</sub> <sup>(1)</sup>	Thermal resistance, junction-to-ambient	30	°C/W

1. When mounted on a standard 1 inch<sup>2</sup> area of FR-4 PCB with 2-oz copper.

**Table 3. Avalanche characteristics**

Symbol	Parameter	Value	Unit
I <sub>AR</sub>	Avalanche current, repetitive or not-repetitive (pulse width limited by T <sub>J</sub> max.)	9	A
E <sub>AS</sub>	Single pulse avalanche energy (starting T <sub>J</sub> = 25 °C, I <sub>D</sub> = I <sub>AR</sub> , V <sub>DD</sub> = 50 V)	800	mJ

## 2 Electrical characteristics

$T_C = 25\text{ °C}$  unless otherwise specified.

**Table 4. On/off states**

Symbol	Parameter	Test condition	Min.	Typ.	Max.	Unit
$V_{(BR)DSS}$	Drain-source breakdown voltage	$I_D = 1\text{ mA}$ , $V_{GS} = 0\text{ V}$	650	-	-	V
$I_{DSS}$	Zero gate voltage drain current	$V_{GS} = 0\text{ V}$ , $V_{DS} = 650\text{ V}$	-	-	1	$\mu\text{A}$
		$V_{GS} = 0\text{ V}$ , $V_{DS} = 650\text{ V}$ , $T_C = 125\text{ °C}^{(1)}$	-	-	100	$\mu\text{A}$
$I_{GSS}$	Gate body leakage current	$V_{DS} = 0\text{ V}$ , $V_{GS} = \pm 25\text{ V}$	-	-	$\pm 100$	nA
$V_{GS(th)}$	Gate threshold voltage	$V_{DS} = V_{GS}$ , $I_D = 250\text{ }\mu\text{A}$	3	4	5	V
$R_{DS(on)}$	Static drain-source on-resistance	$V_{GS} = 10\text{ V}$ , $I_D = 13.5\text{ A}$	-	85	98	m $\Omega$

1. Specified by design, not tested in production.

**Table 5. Dynamic**

Symbol	Parameter	Test condition	Min.	Typ.	Max.	Unit
$C_{iss}$	Input capacitance	$V_{DS} = 100\text{ V}$ , $f = 1\text{ MHz}$ , $V_{GS} = 0\text{ V}$	-	3750	-	$\mu\text{F}$
$C_{oss}$	Output capacitance		-	84	-	
$C_{rss}$	Reverse transfer capacitance		-	5.5	-	
$C_{o(tr)}^{(1)}$	Equivalent output capacitance time related	$V_{DS} = 0\text{ to }520\text{ V}$ , $V_{GS} = 0\text{ V}$	-	220	-	$\mu\text{F}$
$C_{o(er)}^{(2)}$	Equivalent output capacitance energy related		-	75	-	$\mu\text{F}$
$R_g$	Gate input resistance	$f = 1\text{ MHz}$ open drain	-	1.6	-	$\Omega$
$Q_g$	Total gate charge	$V_{DD} = 520\text{ V}$ , $I_D = 13.5\text{ A}$ ,	-	83	-	nC
$Q_{gs}$	Gate-source charge	$V_{GS} = 0\text{ to }10\text{ V}$	-	19	-	
$Q_{gd}$	Gate-drain charge	(see the Figure 15. Test circuit for gate charge behavior)	-	35	-	

1.  $C_{o(tr)}$  is an equivalent capacitance that provides the same charging time as  $C_{oss}$  while  $V_{DS}$  is rising from 0 V to the stated value.

2.  $C_{o(er)}$  is an equivalent capacitance that provides the same stored energy as  $C_{oss}$  while  $V_{DS}$  is rising from 0 V to the stated value.

**Table 6. Switching times**

Symbol	Parameter	Test condition	Min.	Typ.	Max.	Unit
$t_{d(off)}$	Turn-off delay time	$V_{DD} = 400\text{ V}$ , $I_D = 16\text{ A}$ ,	-	60	-	ns
$t_{r(v)}$	Voltage rise time	$R_G = 4.7\text{ }\Omega$ , $V_{GS} = 10\text{ V}$	-	12	-	
$t_{c(off)}$	Crossing time off	(see the Figure 16. Test circuit for inductive load switching and diode recovery times and Figure 19. Switching time waveform)	-	28	-	
$t_{f(i)}$	Current fall time		-	16	-	


**Table 7. Source-drain diode**

Symbol	Parameter	Test condition	Min.	Typ.	Max.	Unit
$I_{SD}$	Source-drain current		-	-	27	A
$I_{SDM}^{(1)}$	Source-drain current (pulsed)		-	-	108	
$V_{SD}^{(2)}$	Forward on voltage	$I_{SD} = 27\text{ A}, V_{GS} = 0\text{ V}$	-	-	1.5	V
$t_{rr}$	Reverse recovery time	$I_{SD} = 27\text{ A}, di/dt = 100\text{ A}/\mu\text{s}$	-	360	-	ns
$Q_{rr}$	Reverse recovery charge	$V_{DD} = 60\text{ V}$ (see the Figure 16. Test circuit for inductive load switching and diode recovery times)	-	7	-	$\mu\text{C}$
$I_{RRM}$	Reverse recovery current		-	36	-	A
$t_{rr}$	Reverse recovery time	$I_{SD} = 27\text{ A}, di/dt = 100\text{ A}/\mu\text{s}$	-	425	-	ns
$Q_{rr}$	Reverse recovery charge	$V_{DD} = 60\text{ V}, T_J = 150\text{ }^\circ\text{C}$ (see the Figure 16. Test circuit for inductive load switching and diode recovery times)	-	8	-	$\mu\text{C}$
$I_{RRM}$	Reverse recovery current		-	38	-	A


1. Pulse width limited by safe operating area.
2. Pulsed: pulse duration = 300  $\mu\text{s}$ , duty cycle 1.5%.

## 2.1 Electrical characteristics (curves)


**Figure 1. Safe operating area**




**Figure 2. Normalized transient thermal impedance**




**Figure 3. Output characteristics**




**Figure 4. Transfer characteristics**




**Figure 5. Gate charge vs gate-source voltage**




**Figure 6. Static drain-source on-resistance**




**Figure 7. Capacitance variations**




**Figure 8. Output capacitance stored energy**




**Figure 9. Normalized gate threshold voltage vs temperature**




**Figure 10. Normalized on-resistance vs temperature**




**Figure 11. Drain-source diode forward characteristics**



**Figure 12. Normalized V<sub>(BR)DSS</sub> vs temperature**




**Figure 13. Switching energy vs gate resistance**




Note:  $E_{on}$  including reverse recovery of a SiC diode.


### 3 Test circuits

**Figure 14. Test circuit for resistive load switching times**



AM01468v1

**Figure 15. Test circuit for gate charge behavior**



AM01469v1

**Figure 16. Test circuit for inductive load switching and diode recovery times**



AM01470v1

**Figure 17. Unclamped inductive load test circuit**


AM01471v1

**Figure 18. Unclamped inductive waveform**


AM01472v1

**Figure 19. Switching time waveform**



AM05540v2

## 4 Package information

To meet environmental requirements, ST offers these devices in different grades of **ECOPACK** packages, depending on their level of environmental compliance. ECOPACK specifications, grade definitions, and product status are available at: [www.st.com](http://www.st.com). ECOPACK is an ST trademark.

### 4.1 D<sup>2</sup>PAK (TO-263) type A2 package information

Figure 20. D<sup>2</sup>PAK (TO-263) type A2 package outline




0079457\_A2\_27

**Table 8. D<sup>2</sup>PAK (TO-263) type A2 package mechanical data**

Dim.	mm		
	Min.	Typ.	Max.
A	4.40		4.60
A1	0.03		0.23
b	0.70		0.93
b2	1.14		1.70
c	0.45		0.60
c2	1.23		1.36
D	8.95		9.35
D1	7.50	7.75	8.00
D2	1.10	1.30	1.50
E	10.00		10.40
E1	8.70	8.90	9.10
E2	7.30	7.50	7.70
e		2.54	
e1	4.88		5.28
H	15.00		15.85
J1	2.49		2.69
L	2.29		2.79
L1	1.27		1.40
L2	1.30		1.75
R		0.40	
V2	0°		8°


**Figure 21. D<sup>2</sup>PAK (TO-263) recommended footprint (dimensions are in mm)**



0079457\_Rev27\_footprint

## 4.2 D<sup>2</sup>PAK packing information

Figure 22. D<sup>2</sup>PAK tape drawing (dimensions are in mm)



DM01095771\_2

## Revision history

**Table 9. Document revision history**

Date	Revision	Changes
29-Jul-2009	1	First release.
01-Sep-2009	2	<i>Figure 10</i> has been updated.
06-Oct-2011	3	<p><math>C_{o(er)}</math> and <math>C_{o(tr)}</math> values changed in <i>Table 5: Dynamic</i>.</p> <p><i>Table 6: Switching times</i> parameters updates.</p> <p><i>Figure 24: Switching time waveform</i> has been corrected.</p> <p>Minor text changes.</p> <p><i>Section 4: Package mechanical data</i> has been modified. Added:</p> <p><i>Table 8: D<sup>2</sup>PAK (TO-263) mechanical data</i>, <i>Figure 25: D<sup>2</sup>PAK (TO-263) drawing</i> and <i>Figure 26: D<sup>2</sup>PAK footprint</i>;</p> <p><i>Table 9: TO-220FP mechanical data</i> and <i>Figure 27: TO-220FP drawing</i>;</p> <p><i>Table 10: I<sup>2</sup>PAK (TO-262) mechanical data</i> and <i>Figure 28: I<sup>2</sup>PAK (TO-262) drawing</i>;</p> <p><i>Table 11: TO-220 type A mechanical data</i> and <i>Figure 29: TO-220 type A drawing</i>;</p> <p><i>Table 12: TO-247 mechanical data</i> and <i>Figure 30: TO-247 drawing</i>;</p> <p><i>Section 5: Packaging mechanical data</i> has been modified. Added:</p> <p><i>Table 13: D<sup>2</sup>PAK (TO-263) tape and reel mechanical data</i>, <i>Figure 31: Tape</i> and <i>Figure 32: Reel</i>.</p>
22-Sep-2025	4	<p>Removed order code STF35N65M5, STI35N65M5, STP35N65M5 and STW35N65M5.</p> <p>Updated <i>Section 4: Package information</i>.</p> <p>Minor text changes.</p>

---

## Contents

<b>1</b>	<b>Electrical ratings</b> .....	<b>2</b>
<b>2</b>	<b>Electrical characteristics</b> .....	<b>3</b>
<b>2.1</b>	Electrical characteristics (curves) .....	<b>5</b>
<b>3</b>	<b>Test circuits</b> .....	<b>8</b>
<b>4</b>	<b>Package information</b> .....	<b>9</b>
<b>4.1</b>	D <sup>2</sup> PAK (TO-263) type A2 package information .....	<b>9</b>
<b>4.2</b>	D <sup>2</sup> PAK packing information .....	<b>12</b>
	<b>Revision history</b> .....	<b>13</b>

**IMPORTANT NOTICE – READ CAREFULLY**

STMicroelectronics NV and its subsidiaries (“ST”) reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice.

In the event of any conflict between the provisions of this document and the provisions of any contractual arrangement in force between the purchasers and ST, the provisions of such contractual arrangement shall prevail.

The purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgment.

The purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of the purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

If the purchasers identify an ST product that meets their functional and performance requirements but that is not designated for the purchasers' market segment, the purchasers shall contact ST for more information.

ST and the ST logo are trademarks of ST. For additional information about ST trademarks, refer to [www.st.com/trademarks](http://www.st.com/trademarks). All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2025 STMicroelectronics – All rights reserved