WOMTON OF			1. DATE			
NOTICE OF	REVISION (NOR)		(YYMMDD)	Form Approved		
This revision described below has be	en authorized for the documer	nt listed.	94-03-25	OMB No. 0704-0188		
Public reporting burden for this collithe time for reviewing instructions, data needed, and completing and reviet this burden estimate or any other asp for reducing this burden, to Departme for Information Operations and Report: 22202-4302, and to the Office of Managashington, DC 20503. PLEASE DO NOT RETURN COMPLETED FORM TO THE GOVERNMEN ACTIVITY NUMBER LISTED IN ITEM 2 OF THE CONTROLLED TO THE COMPLETED FORM TO THE GOVERNMEN ACTIVITY NUMBER LISTED IN ITEM 2 OF THE CONTROLLED TO THE CONTROLLE			sponse, including the maintaining the ments regarding ing suggestions ces, Directorate	2. PROCURING ACTIVITY NO.		
22202-4302, and to the Office of Mana Washington, DC 20503. PLEASE DO NOT RETURN COMPLETED FORM TO THE GOVERNMEN ACTIVITY NUMBER LISTED IN ITEM 2 OF THE	gement and Budget, Paperwork RETURN YOUR COMPLETED FORM TO NT ISSUING CONTRACTING OFFICE HIS FORM.	Reduction Project EITHER OF THESE R FOR THE CONTRAC	ATTINGTON, VA (0704-0188), ADDRESSED. T/ PROCURING	3. DODAAC		
4. ORIGINATOR	b. ADDRESS (Street, City,		5. CAGE CODE	6. NOR NO.		
a. TYPED NAME (First, Middle Initial,	Defense Electronics Sup 1507 Wilmington Pike	ply Center	67268	5962-R128-94		
Last)	Dayton, OH 45444-5765		7. CAGE CODE	8. DOCUMENT NO.		
			67268	5962-88566		
9. TITLE OF DOCUMENT		10. REVISION LE	TTER	11. ECP NO.		
MICROCIRCUIT, DIGITAL, DUAL ASYNCHRONO NMOS, MONOLITHIC SILICON	OUS RECEIVER/TRANSMITTER	a. CURRENT	b. NEW			
13 000510005100		В	С			
12. CONFIGURATION ITEM (OR SYSTEM) TO	WHICH ECP APPLIES					
13. DESCRIPTION OF REVISION						
Sheet 1: Revisions ltr column; add	umn; add "Changes in accorder	and with NOR EO(2	2179 274			
Revisions date column; ad	d "94-03-25".	ice with NOR 5962	-R128-94".			
Revision level block; add Rev status of sheets; for						
Sheet 4: Change I_{CC} Max for $V_{CC} = 5$ from: 175 mA	-5 V, IC = -55°C					
to: 185 mA						
,						
14. THIS SECTION FOR GOVERNMENT USE ONL	Y		T 1			
	document supplemented by the	NOD may be used i				
				,		
	ocument must be received befo			i		
	of master document shall make					
b. ACTIVITY AUTHORIZED TO APPROVE CHANG	GE FOR GOVERNMENT	c. TYPED NAME (F	irst, Middle Initia	il, Last)		
DESC-ELDC			Monica L. Poelkin	9		
d. TITLE	e. SIGNATURE		f. DATE SIGNED			
Chief, Custom Microelectronics	Monica L. Poelking		(YYMMDD) 94-0	3-25		
15a. ACTIVITY ACCOMPLISHING REVISION	b. REVISION COMPLETED (Sign	ature)	c. DATE SIGNED			
DESC-ELDC	Thomas M. Hoss		(YYMMDD)	, Z 35		
	Thomas M. Hess	1	94-0	3-25		

DD Form 1695, APR 92

Previous editions are obsolete

This revisi	(See MIL-STD-	REVISION (NOR) 480 for instructions) een authorized for the document listed.	DATE (YYMMDD) 93-04-23	Form Approved OMB No. 0704-0188
the collect information Information	ion of information. Send, including suggestions: Operations and Reports.	lection is estimated to average 1 hour ta sources, gathering and maintaining th d comments regarding this burden estimat for reducing this burden, to Washington 1215 Jefferson Davis Highway, Suite 120 rs, Office of Management and Budget, Was	e data needed, and completi e or any other aspect of th Headquarters Services, Dire	ng and reviewing is collection of
1. ORIGINA	TOR NAME AND ADDRESS		2. CAGE CODE	3. NOR NO.
Defense Dayton,	Electronics Supply Cente Ohio 45444-5270	er	67268	5962-R141-93
, , , , , , , , , , , , , , , , , , , ,	72 747 3210		4. CAGE CODE	5. DOCUMENT NO.
			67268	5962-88566
6. TITLE OF	DOCUMENT		7. REVISION LETTER	
MICROCIRCUIT	T, DIGITAL, DUAL ASYNCHRO	NOUS RECEIVER/TRANSMITTER NMOS, MONOLITH	MIC (Current) A	(New) B
			8. ECP NO.	
9. CONFIGUR	MATION ITEM (OR SYSTEM) T	O WHICH ECP APPLIES		
10. DESCRIP	TION OF REVISION			
Sheet 1:	NOR 5962-R141-93". Revisions date column; Revision level block ch	olumn; add "Changes in accordance with add "93-04-23".		
Sheet 4:	from: V _I = 0 V, X2 grounded to:	01, 02 1,2,± -4.0 0.0 mA 03 1,2,± -1.0		
		ALL 1,2,3 -4.0 0.0 mA		
Sheet 7:		on level block from "A" to "B" etup time to CLK high to: Data setup ti on level block from "A" to "B"	me CLK high <u>10</u> /	
Sheet 10:	Add note 10/ This parame	eter is guaranteed but not tested. On level block from "A" to "B"		
11. THIS SE	CTION FOR GOVERNMENT USE	ONLY		
	DOCUMENT SUPPLEMENTED OR MAY BE USED IN	[] REVISED DOCUMENT MUST BE RECEIVED BEFORE MANUFACTURER MAY INCORPORATE THIS CHANGE.	[] CUSTODIAN OF MASTER DOCI SHALL MAKE ABOVE REVISION FURNISH REVISED DOCUMENT	N AND
	AUTHORIZED TO APPROVE OR GOVERNMENT	SIGNATURE AND TITLE	DATE (YYMMDD)	
DESC-ECC		Monica L. Poelking CHIEF, CUSTON MICROELECTRONICS	93-04-23	
	ACCOMPLISHING REVISION	REVISION COMFLETED (Signature)	DATE (YYMMDD)	
DESC-ECC		Thomas M. Hess	93-04-23	
u rorm 16	95, JUL 88	Previous edit	ions are obsolete.	

TR Re	DESCRI	DTTON		
Pa		FILUN	DATE (YR-MO-DA)	APPROVE
1 00	ecommended operating conevel input voltage from eleted pin numbers configue 03, 6.6 pin descripto terminal connections changes throughout.	ndition, changed high 2.0 V to 2.3 V. iguration from device tion section. Changes on figure 2. Editorial	92-02-12	1-1-
···	o cerminar connections (iguration from device tion section. Changes on figure 2. Editorial		

REV	A	Α	A	Α					ŀ									İ		
SHEET	35	36	37	38																
REV				A	Α	Α	А	A	А	A	A	A	Α	А	А	A	Α	A	A	Α
SHEET	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31	32	33	34
REV STAT				RE	٧		A	А	Α	Α					A			A		
OF SHEET	<u>S</u>			SH	EET		1	2	3	4	5	6	7	8	9	10	11	12	13	14
PMIC N/A				PREPARED BY Todd Creek			DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444													
	ITAF	RY			KED BY		n	-	,	DATION, UNITO 45444										
THIS DRAWIN		VAILAE			OVED B ichae	-	·ye			MICROCIRCUIT, DIGITAL, DUAL ASYNCHRONOUS RECEIVER/TRANSMITTER NMOS, MONOLITHIC SILICON										
AND AGEN DEPARTMEN	ICIES O	F THE		DRAW	ING AP	PROVAL RCH 19														
AMSC N/A				DEN						SIZ	E		E CO			59)6 2 -	885	66	
7136 1177	•			KEVI:	SION L							0	720	0						
						A				SHE	ET	1			OF		38	3		

1. SCOPE			
1.1 <u>Scope</u> . This drawing describes device requiremen MIL-STD-883, "Provisions for the use of MIL-STD-883 in	ts for class 8 mi	crocircuits in accordance	with 1.2.1 of
1.2 Part or Identifying Number (PIN). The complete	CONTRACTION MICH	compliant non-JAN devices	a
<u>5962-88566</u> 01	o suatt be as s	nown in the following exam	mple:
	Ť	*	
Drawing number Device type (see 1.2.1)	Case outline (see 1.2.2)	Lead finish per MIL-M-38510	
1.2.1 Device type(s). The device type(s) shall ident	tify the circuit (
Device type Generic number	Circuit functi		
ou tool oual a	isynchronous recei	ver/transmitter (DUART) ver/transmitter (DUART)	
03 68681 Dual a	synchronous recei	bit output ports ver/transmitter (DUART)	
1.2.2 <u>Case outline(s)</u> . The case outline(s) shall be	as designated in	appendix C of MIL-M-38510	, and as follows:
Outline letter	se outline		
Y See figure 1(52-lea	90" x .610" x .23 ad, 1.330" x .660	"), dual-in-line package 2"), dual-in-line package " x .100"), flat package 120"), square chip carrier	
1.3 Absolute maximum ratings.	1002 X 1	izo), square chip carrier	r package
Supply voltage range	-65°C to 1 W +300°C +175°C	to +6.0 V dc +150°C 4-38510, appendix C	
1.4 Recommended operating conditions.			
Supply voltage (V_{CC})	4.5 V dc 2.3 V dc 4.0 V dc 0.8 V dc -400 µA 2.4 mA -55°C to	to 5.5 V dc +125°C	
STANDARDIZED MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER	SIZE A		5962-88566
DAYTON, OHIO 45444		REVISION LEVEL	SHEET 2

DESC FORM 193A

JUL 91

Downloaded from Arrow.com.

2.1 Government specification, standard, and bulletin. Unless otherwise specified, the following specification, standard, and bulletin, of the issue listed in that issue of the Department of Defense Index of Specifications and Standards specified in the solicitation, form:a part of this drawing to the extent specified herein.

SPECIFICATION

MILITARY

MIL-M-38510

- Microcircuits, General Specification for.

STANDARD

MILITARY

MIL-STD-883

- Test Methods and Procedures for Microelectronics.

BULLETIN

MILITARY

MIL-BUL-103

- List of Standardized Military Drawings (SMD's).

(Copies of the specification, standard, and bulletin required by manufacturers in connection with specific acquisition functions should be obtained from the contracting activity or as directed by the contracting activity.)

2.2 Order of precedence. In the event of a conflict between the text of this drawing and the references cited herein, the text of this drawing shall take precedence.

3. REQUIREMENTS

- 3.1 Item requirements. The individual item requirements shall be in accordance with 1.2.1 of MIL-STD-883, "Provisions for the use of MIL-STD-883 in conjunction with compliant non-JAN devices" and as specified herein.
- 3.2 Design, construction, and physical dimensions. The design, construction, and physical dimensions shall be as specified in MIL-M-38510 and herein.
 - 3.2.1 <u>Case outline(s)</u>. The case outline(s) shall be in accordance with 1.2.2 herein and figure 1.
 - 3.2.2 <u>Terminal connections</u>. The terminal connections shall be as specified on figure 2.
 - 3.2.3 Block diagram. The block diagram shall be as specified on figure 3.
- 3.3 <u>Electrical performance characteristics</u>. Unless otherwise specified herein, the electrical performance characteristics are as specified in table I and shall apply over the full case operating temperature range.
- 3.4 Electrical test requirements. The electrical test requirements shall be the subgroups specified in table II. The electrical tests for each subgroup are described in table I.

STANDARDIZED MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER	SIZE A		5962-88566
DAYTON, OHIO 45444		REVISION LEVEL	SHEET 3

TABLE I. <u>Electrical performance characteristics</u>.

Test	 Symbol		Device	Group A	Limits		Unit
		$-55^{\circ}C \le T_{C} \le +125^{\circ}C$ $V_{CC} = 5 \text{ V } \pm 10\%$ unless otherwise specified $1/2/3/$	types	sub- groups	Min	Max	
Input low voltage	VIL		ALL	1,2,3		0.8	V
Input high voltage (except X1/CLK)	VIH		ALL	1,2,3	2.3		V
Input high voltage (X1/CLK)	v _{IH}		ALL	1,2,3	4.0		V
Output low voltage	V _{OL}	I _{OL} = 2.4 mA	ALL	1,2,3		0.4	V
Output high voltage (except open collector outputs)	v _{он}	I _{OH} = -400 μA	ALL	1,2,3	2.7	1	 v
Input leakage current	IIL	v _I = 0 v to v _{CC}	ALL	1,2,3	 -10	10	 µА
Data bus three-state leakage current	I _{OZL} ,	V _O = 0.4 V to V _{CC}	ALL .	1,2,3	 -10 	10	μА
X1/CLK low input current	(XI)	V _I = 0 V, X2 grounded	01,02	1,2,3	-4.0 -1.0	0.0	∐ mA
	į	V _I = 0 V, X2 floated	ALL		-3.0	0.0	mA
X1/CLK high input current	(XI)	V _I = V _{CC} , X2 grounded	ALL	1,2,3	-1.0	1.0	mA
	<u> </u>	V _I = V _{CC} , X2 floated	ALL	1,2,3	0.0	10.0	mA
X2 low input current	I (X2)	V _I = 0 V, X1/CLK floated	ALL	1,2,3	-100	0.0	μΑ
X2 high input curr e nt	 I _{IH} (X2)	V _I = V _{CC} , X1/CLK floated	ALL	1,2,3	-0.0	100	 μ λ
Open collector output leakage current	IOH	V _O = 0.4 Y to V _{CC}	ALL	1,2,3	-10	 10 	μΑ
Power supply current	^I cc	V _{CC} = 5.5 V, T _C = +25°C and +125°C	ALL	1,2		150	mA
		v _{CC} = 5.5 V, T _C = -55°C	ALL	3		175	m.A

STANDARDIZED MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER	SIZE A		5962-88566
DAYTON, OHIO 45444		REVISION LEVEL A	SHEET 4

TABLE 1		Electrical	performance	characteristics	_	Continued.
---------	--	------------	-------------	-----------------	---	------------

Test	Symbol	Conditions -55°C < T _C < +125°C V _{CC} = 5 V ±10%	Device types	Group A	L1	mits	Unii
		unless otherwise specified 1/ 2/ 3/		groups	Min	Max	
Input capacitance	c _{IN}	V _{IN} = 0 V F _C = 1 MHz See 4.3.1c	All	4		20	pF
Functional testing		See 4.3.1d	All	7,8		 	+-
Reset pulse width	t _{RES}	See figure 4	01,02	9,10,11	1.0		μs
AO-A3 setup time to RDN, WRN low	t _{AS}	See figure 5 4/	01.02	9,10,11	10		ns
AO-A3 hold time from RDN, WRN high	^t AH		01,02	9,10,11	0		ns
CEN setup time to RDN, WND low	tcs		01,02	9,10,11	0		ns
CEN hold time from RDN, WRN high	^t CH		01,02	9,10,11	0		ns
WRN, RDN pulse width	t _{RW}		01,02	9,10,11	225		ns
Data valid after RDN low	t _{OD}		01,02	9,10,11		175	ns
Data bus floating after RDN high	t _{DF}	_	01,02	9,10,11		100	ns
Data setup time before WRN high	^t os		01,02	9,10,11	100		ns
Data hold time after WRN high	^t DH		01,02	9,10,11	20		ns
figh time between READS and/ or WRITES <u>5</u> / <u>6</u> /	^t RWD	•	01,02	9,10,11	200		ns
ort input setup time before RDN low	t _{PS}	See figure 6 4/	01,02	9,10,11	0		ns
ort input hold time after RDN high	t _{PH}	·	01,02	9,10,11	0		ns
ort output valid after WRN high	t _{PO}		01,02	9,10,11		400	ns

STANDARDIZED MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER	SIZE A		5962-88566
DAYTON, OHIO 45444		REVISION LEVEL	SHEET 5

TABLE I. <u>Electrical performance characteristics</u> - Continued.

Test	Symbol	Conditions $-55^{\circ}C \leq T_{C} \leq +125^{\circ}C$ $V_{CC} = 5 \text{ V } \pm 10\%$ unless otherwise specified	Device types	Group A	Li	mits	Uni
		unless otherwise specified 1/2/3/		groups	Min	Max	
INTRN (or OP3-OP7 when used as interrupts) negated from:		See figure 7					
Read RHR (RxRDY/FFULL interrupt)	t _{IR1}		01,02	9,10,11		300	ns
Write THR (TxRDY interrupt)	t _{IR2}	 	01,02	9,10,11	ļ	300	ns
Reset command (delta break interrupt)	t _{IR3}		01.02	9,10,11		300	ns
Stop C/T command (counter interrupt)	t _{IR4}	<u> </u> 	01,02	9,10,11		300	ns
Read IPCR (input port change interrupt)	t _{IR5}		01.02	9,10,11		300	ns
Write IMR (clear of interrupt mask bit)	t _{IR6}		01,02	9,10,11		300	ns
X1/CLK high or low time	^t CLK	See figure 8	01,02	9,10,11	100		ns
X1/CLK frequency	[†] CLK	<u>.</u>	01,02	9,10,11	2.0	4.0	MHZ
CTCLK (IP2) high or low time	t _{CTC}		01,02	9,10,11	100		ns
CTCLK (IP2) frequency	f _{CTC}		01,02	9,10,11	0	4.0	MHz
RxC high or low time	t _{RX}		01,02	9,10,11	220	****	ns
RxC frequency (16X)	f _{RX}		01.02	9,10,11	0	2.0	MHz
RxC frequency (1X)	f _{RX}		01,02	9,10,11	0	1.0	MHz
FxC high or low time	t _{TX}	·	01.02	9,10,11	220		ns

STANDARDIZED MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444	SIZE A		5962-88566
		REVISION LEVEL	SHEET 6

TABLE I. <u>Electrical performance characteristics</u> - Continued.

	1						
Test	Symbol	Conditions $-55^{\circ}C \leq I_{C} \leq +125^{\circ}C$ $V_{CC} = 5 \text{ V } \pm 10\%$ unless otherwise specified $\frac{1}{2} \frac{2}{3}$	Device types	Group A sub- groups	Li	mits Max	Unit
TxC frequency (16X)	f _{TX}	See figure 8	01,02	9,10,11	0	2.0	MHz
TxC frequency (1X)	f _{TX}		01,02	9,10,11	0	1.0	MHz
TxD output delay from TxC low	t _{TXD}	See figure 9	01.02	9,10,11		350	ns
Output delay from TxC low to TxD data output	t _{TCS}		01,02	9,10,11	0	150	ns
RxD data setup time to RxC high	tRXS	See figure 10	01,02	9,10,11	240		ns
RxD data hold time from RxC high	t _{RXH}		01,02	9,10,11	200		ns
RESETN pulse width	t _{RES}	See figure 11	03	9,10,11	1.0		μς
A1-A4 setup to CSN low	^t AS	See figures 12, 13, 14	03	9,10,11	10		ns
Al-A4 hold time from CSN high	t _{AH}		03	9,10,11	0		ns
R/WN setup time to CSN high	t _{RWS}	•	03	9,10,11	0		ns
R/WN holdup time to CSN high	tRWH		03	9,10,11	0		ns
SN high pulse width 7/	tCSW		03	9,10,11	160		ns
SN or IACKN high from <u>8</u> / DTACKN low	t _{CSD}		03	9,10,11	20	·	ns
ata valid from CSN or IACKN low	^t 00		03	9,10,11		175	ns
ata bus floating from CSN or IACKN high	t _{DF}		03	9,10,11		100	ns
ata setup time to CLK high	tos	+	03	9,10,11	100		ns

STANDARDIZED MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER	SIZE		5962-88566
DAYTON, OHIO 45444		REVISION LEVEL	SHEET 7

TABLE I. Electrical performance characteristics - Continued.

Test	Symbo 1	Conditions $-55^{\circ}C \leq T_{C} \leq +125^{\circ}C$ $V_{CC} = 5 \text{ V } \pm 10\%$ unless otherwise specified $\frac{1}{2} \frac{2}{3}$	Device types	Group A sub- groups	Lin Hin	nits Max	Unit
Data hold time from CSN high	t _{DH}		03	9,10,11	0		ns
DTACKN low from read data	t _{DAL}		03	9,10,11	0		ns
DTACKN low (read cycle) from CLK high	^t DCR		03	9,10,11		125	ns
DTACKN low (write cycle) from CLK high	^t DCW		03	9,10,11		125	ns
DTACKN high from CSN or IACKN high	†DAH		03	9,10,11		100	ns
DTACKN high impedance from CSN or IACKN high	^t DAT		03	9,10,11		125	ns
CSN or IACKN setup time 9/ to clock high	tcsc		03	9,10,11	90		ns
Port input setup to CSN low	t _{PS}		03	9,10,11	0		ns
Port input hold time CSN high	t _{PH}		03	9,10,11	0		ns
Port output valid from CSN high	t _{PD}		03	9,10,11		400	ns
INTRN, or OP3-OP7 when used as interrupts, negated from:		See figure 16					
Read RHR (RxRDY/FFULL interrupts)	t _{IR1}		03	9,10,11		300	ns
Write THR (TxRDY interrupt)	t _{IR2}	<u> </u> 	03	9,10,11		300	ns
Reset command (delta break interrupt)	t _{IR3}		03	9,10,11		300	ns
Stop C/T command (counter interrupt)	t _{IR4}		03	9,10,11		300	ns

STANDARDIZED MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444	SIZE A		5962-88566
		REVISION LEVEL	SHEET 8

TABLE I.	Electrical	performance	characteristics	_	Continued.
----------	------------	-------------	-----------------	---	------------

Test	 Symbol	Conditions $-55^{\circ}C \le T_{C} \le +125^{\circ}C$ $V_{CC} = 5 \text{ V } \pm 10\%$	Device		Limits		_ Unit
		unless otherwise specified 1/ 2/ 3/	types	sub- groups 	Min	Max	
Read IPCR (input port change interrupt)	t _{IR5}	 See figure 16 	03	9,10,11		300	ns
Write IMR (clear of inter- rupt mask bit)	t _{IR6}		03	9,10,11		300	ns
X1/CLK high or low time	t _{CLK}	 See figure 17	03	9,10,11	100		ns
X1/CLK frequency	f _{CLK}		03	9,10,11	2.0	4.0	MHz
CTCLK high or low time	tcTC		03	9,10,11	100		ns
CTCLK frequency	f _{стс}		03	9,10,11	0	4.0	MHz
RxC high or low time	[₹] RX		03	9,10,11	220		ns
RxC frequency (16X)	f _{RX}		03	9,10,11	0	2.0	MHz
RxC frequency (1X)	f _{RX}		03	9,10,11	0	1.0	MHz
TxC high or low time	t _{TX}		03	9,10,11	220		ns
TxC frequency (16X)	f _{TX}		03	9,10,11	0	2.0	MHz
TxC frequency (1X)	† _{TX}		03	9,10,11	0	1.0	MHz
TxD output delay from TxC low	^t TXD	See figure 18	03	9,10,11		35Ô	ns
Output delay from TxC low to TxD data output	tTCS		03	9,10,11	İ	150	ns

STANDARDIZED MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER	SIZE A	The state of the s	5962-88566
DAYTON, OHIO 45444		REVISION LEVEL	SHEET 9

DESC FORM 193A JUL 91


TABLE I. <u>Electrical performance characteristics</u> - Continued.

Test	Symbol			Group A	Limits		Unit
		V_{CC} = 5 V ±10% unless otherwise specified $\frac{1}{2}/\frac{2}{3}/$	types	sub- groups	Min	Max	
RxD data setup time to RxC high	^t RXS	See figure 19	03	9,10,11	240	-	ns
RxD data hold time from RxC high	^t RXH		03	9,10,11	200		ns

- Parameters are valid over specified temperature range. All test to be performed using worst-case test conditions unless otherwise specified
- 2/ All voltage measurements are referenced to ground (GND). For testing, all inputs except X1/CLK swing between 0.1 V and 2.4 V with a transition time of < 20 ns. For X1/CLK this swing is between 0.4 V and 4.4 V. All time measurements are referenced at input voltages of 0.8 V and 2.3 V as appropriate.</p>
- 3/ Test condition for outputs: C₁ = 150 pF tied to ground, except interrupt outputs. Test condition for interrupt outputs: C₁ = 50 pF tied to ground, R₁ = 2.7 kG to V_{CC}.

 4/ Timing is illustrated and referenced to the WRN and RDN inputs. The device may also be operated with CEN as the
- 4/ Timing is illustrated and referenced to the WRN and RDN inputs. The device may also be operated with CEN as the "strobing" input. In this case, all timing specifications apply referenced to the falling and rising edges of CEN. CEN and RDN (also CEN and WRN) are AND'ed internally. As a consequence the signal asserted last initiates the cycle and the signal negated first terminates the cycle.
- 5/ If CEN is used as the "strobing" input, the parameter defines the minimum high times between one CEN and the next. The RDN signal must be negated for t_{RWD} to guarantee that any status register changes are valid.
- 6/ Consecutive write operations to the same command register require at least three edges of the X1 clock between writes.
- This specification will impose maximum 68000 CPU CLK to 6 MHz. Higher CPU CLK can be used if repeating bus reads are not performed. Consecutive write operations to the same command register require at least three edges of the X1 clock between writes.
- 8/ This specification imposed a lower bound on CSN and IACKN low, guaranteeing that it will be low for at least 1 CLK period. This requirement is made on CSN only to insure assertion of DTACKN and not to guarantee operation of the part.
- 9/ This specification is made only to insure that DTACKN is asserted with respect to the rising edge of the X1/CLK pin as shown in the timing diagram, not to guarantee operation of the part. If the setup time is violated, DTACKN may be asserted as shown, or may be asserted one clock cycle later.

STANDARDIZED MILITARY DRAWING	SIZE A		5962-88566
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL	SHEET 10



Symbol_	Inches		Millimeters				
	Min	Max	Min	Max			
A	.045	.100	1.14	2.54			
b	.015	. 023	0.38	0.58	7		
C	.008	.012	0.20	0.30	7		
D		1.330		33.78	4		
E	.620	. 660	15.75	16.76			
E ₁							
e'	.050	8SC	1.27	BSC	5		
L	.250	.370	6.35	9.40			
Q	.054	.066	1.37	1.68	6		
S		.045	i	1.14			
Sa	.005		0.13				

NOTES:

- 1. Dimensions are in inches.
- 2. Metric equivalents are given for general information only.
- 3. A pin 1 tab (enlargement) is located within the shaded area shown and adjacent to the package body. Other pin numbers proceed sequentially from pin 1 counterclockwise (as viewed from the top of the device).
- 4. This dimension allows to off center lid, meniscus, and glass overrun.
- 5. The reference pin spacing is .050 (1.27 mm) between centerlines. Each pin centerline is located within ±.005 (0.13 mm) of its longitudinal position relative to the first and last pin numbers.
- 6. This dimension is measured at the point of exit of the lead body.
- 7. All leads increase maximum limit by .003 (0.08 mm) measured at the crest of major flats, when lead finish A or B is applied.

FIGURE 1. <u>Case outline Y</u> - Continued.

STANDARDIZED MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER	SIZE A		5962-88566
DAYTON, OHIO 45444		REVISION LEVEL A	SHEET 12

Device type 01 Case outline X AO 28 VCC A1 5 27 IP2 **A2** 26 CEN 25 EA RESET WRN 5 24 X5 RON 23 X1/CLK RXDB 55 RXDA TXDB 21 TXDA 0P1 0P0 20 10 19 DO D1 03 11 18 02 05 12 17 **D4** 07 13 16 06 15 INTRN GND 14 TOP VIEW FIGURE 2. Terminal connections. STANDARDIZED SIZE 5962-88566 MILITARY DRAWING A DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444 REVISION LEVEL SHEET 13

DESC FORM 193A JUL 91 Device type 02

Case outline Q






FIGURE 2. Terminal connections - Continued.

STANDARDIZED MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER	SIZE A		5962-88566
DAYTON, OHIO 45444		REVISION LEVEL	SHEET 14



Device type 02

Case outline U



Pin	Function	Pin	Function
1.	NC ·	23.	NC
2.	AO	24.	INTRN
3.	IP3	25.	06
4.	A1	26.	D4
5.	IP1	27.	D2
6.	A2	28.	DO
7.	A3	29.	OP6
8.	IPO	30.	OP4
9.	WRN	31.	OP2
10.	RDN	32.	OPC
11.	RXDB	33.	TXDA
12.	NC	34.	NC
13.	TxDB	35.	R×DA
14.	OP1	36 .	X1/CLK
15.	OP3	37.	x2
16.	OP5	38.	RESET
17.	OP7	39.	CEN
18.	D1	40.	IP2
19.	03	41.	IP6
20.	D5	42.	IP5
21.	D7	43.	IP4
22.	GND	44.	v _{cc}

FIGURE 2. <u>Terminal connections</u> - Continued.

STANDARDIZED MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER	SIZE A		5962-88566
DAYTON, OHIO 45444		REVISION LEVEL	SHEET 16


Device type 03 Case outline Q VCC A1 40 IP3 2 39 IP4 3 38 **A2** IP5 37 IP1 **IACKN** 5 IP2 EA 36 6 35 CSN IP0 34 RESETN R/WN 8 33 X5 DTACKN 9 32 X1/CLK RXDB 10 31 RXDA 11 30 TXDB TxDA 0P1 12 29 **OP0** 13 28 0P2 0P3 0P5 14 27 OP4 26 0P6 **0P7** 15 25 16 00 D1 24 03 17 02 23 18 **D4** 05 19 55 07 D6 INTAN 20 21 GND TOP VIEW FIGURE 2. Terminal connections - Continued. **STANDARDIZED** SIZE 5962-88566 MILITARY DRAWING A DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444 REVISION LEVEL SHEET

17

DESC FORM 193A JUL 91

Device type 03


Case outline U




Pin	Function	Pin	Function
1.	NC ·	23.	NC
2.	A1	24.	INTRN
3.	IP3	25.	D6
4.	A2	26.	D4
5.	IP1	27.	02
6.	A3	28.	90
7.	A4	29.	OP6
8.	IPO	30.	OP4
9.	R/WN	31.	OP2
10.	DTACKN	32.	OPO
11.	RxDB	33.	TxDA
12.	NC	34.	NC
13.	TXDB	35.	RxDA
14.	OP1	36.	X1/CLK
15.	OP3	37.	X2
16.	OP5	38.	RESETN
17.	OP7	39.	CSN
18.	D1	40.	IP2
19.	D3	41.	IACKN
20.	D5	42.	IP5
21.	D7	43.	IP4
22.	GND	44.	v _{cc}


FIGURE 2. <u>Terminal connections</u> - Continued.

STANDARDIZED MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER	SIZE A		5962-88566
DAYTON, OHIO 45444		REVISION LEVEL A	SHEET 18



DESC FORM 193A JUL 91










FIGURE 6. Port timing.



- INTRN or OP3-OP7 when used as interrupt outputs.
 The test for open drain outputs is intended to guarantee switching of the output transistor. Measurement of the response is referenced from the midpoint of the switching signal. V_M to a point 0.5 V above V_{OL} . This point represents noise margin that assures true switching has occurred. Beyond this level, the effects of external circuity and test environment are pronounced and can greatly affect the resultant measurement.

FIGURE 7. Interrupt timing.

STANDARDIZED MILITARY DRAWING	SIZE A		5962-88566
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL A	SHEET 22



Downloaded from Arrow.com.




FIGURE 9. Transmitter timing.





FIGURE 10. Receiver timing.

STANDARDIZED MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER	SIZE A		5962-88566
DAYTON, OHIO 45444		REVISION LEVEL A	SHEET 24



I IGURE 11. Reset timing.




FIGURE 12. Bus timing (read cycle).

STANDARDIZED MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER	SIZE A		5962-88566
DAYTON, OHIO 45444		REVISION LEVEL A	SHEET 25





FIGURE 13. Bus timing (write cycle).

STANDARDIZED MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER	SIZE A		5962-88566
DAYTON, OHIO 45444		REVISION LEVEL A	SHEET 26







FIGURE 15. Port timing.




MATES.

- 1.INTRN or OP3-OP7 when used as interrupt outputs.
- 2. The test for open drain outputs is intended to guarantee switching of the output transistor. Measurement of the response is referenced from the midpoint of the switching signal. V_M to a point 0.5 V above V_{OL}. This point represents noise margin that assures true switching has occurred. Beyond this level, the effects of external circuity and test environment are pronounced and can greatly affect the resultant measurement.

FIGURE 16. Interrupt timing.

STANDARDIZED MILITARY DRAWING	SIZE A		5962-88566
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL A	SHEET 28






FIGURE 18. Transmitter timing.




FIGURE 19. Receiver timing.

STANDARDIZED MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER	SIZE A		5962-88566
DAYTON, OHIO 45444		REVISION LEVEL A	SHEET 30

- 3.5 Marking. Marking shall be in accordance with MIL-STD-863 (see 3.1 herein). The part shall be marked with the PIN listed in 1.2 herein. In addition, the manufacturer's PIN may also be marked as listed in MIL-BUL-103 (see 6.7 herein).
- 3.6 <u>Certificate of compliance</u>. A certificate of compliance shall be required from a manufacturer in order to be listed as an approved source of supply in MIL-BUL-103 (see 6.7 herein). The certificate of compliance submitted to DESC-ECC prior to listing as an approved source of supply shall affirm that the manufacturer's product meets the requirements of MIL-STD-883 (see 3.1 herein) and the requirements herein.
- 3.7 <u>Certificate of conformance</u>. A certificate of conformance as required in MIL-STD-883 (see 3.1 herein) shall be provided with each lot of microcircuits delivered to this drawing.
- 3.8 Notification of change. Notification of change to DESC-ECC shall be required in accordance with MIL-STD-883 (see 3.1 herein).
- 3.9 <u>Verification and review</u>. DESC, DESC's agent, and the acquiring activity retain the option to review the manufacturer's facility and applicable required documentation. Offshore documentation shall be made available onshore at the option of the reviewer.
- 4. QUALITY ASSURANCE PROVISIONS
- 4.1 <u>Sampling and inspection</u>. Sampling and inspection procedures shall be in accordance with section 4 of MIL-M-38510 to the extent specified in MIL-STD-883 (see 3.1 herein).
- 4.2 <u>Screening</u>. Screening shall be in accordance with method 5004 of MIL-STD-883, and shall be conducted on all devices prior to quality conformance inspection. The following additional criteria shall apply:
 - a. Burn-in test, method 1015 of MIL-STD-883.
 - (1) Test condition A or D using the circuit submitted with the certificate of compliance (see 3.6 herein).
 - (2) $T_A = +125$ °C, minimum.
 - b. Interim and final electrical test parameters shall be as specified in table II herein, except interim electrical parameter tests prior to burn-in are optional at the discretion of the manufacturer.
- 4.3 Quality conformance inspection. Quality conformance inspection shall be in accordance with method 5005 of MIL-STD-833 including groups A, B, C, and D inspections. The following additional criteria shall apply.
 - 4.3.1 Group A inspection.
 - a. Tests shall be as specified in table II herein.
 - b. Subgroups 5 and 6 in table I, method 5005 of MIL-STD-883 shall be omitted.
 - Subgroup 4 (C_{IN} measurement) shall be measured only for the initial test and after process or design changes
 which may affect input capacitance. A minimum sample size of five devices with zero rejects shall be
 required.
 - d. Subgroups 7 and 8 shall consist of verifying the functionality of the device. These tests form a part of the vendors test tape and shall be maintained and available from the approved source of supply.

STANDARDIZED MILITARY DRAWING	SIZE A		5962-88566
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL	SHEET 31

TABLE II. Electrical test requirements.

 MIL-STD-883 test requirements 	Subgroups (per method 5005, table I) 1/
 Interim electrical parameters (method 5004)	1
 Final electrical test parameters (method 5004)	1*,2,3,7,8,9, 10,11
 Group A test requirements (method 5005)	1,2,3,7,8,9,
Groups C and D end-point electrical parameters (method 5005)	1,2,3

^{1/} Any subgroup at the same temperature may be combined using a multifunction tester.

4.3.2 Groups C and D inspections.

- a. End-point electrical parameters shall be as specified in table II herein.
- b. Steady-state life test conditions, method 1005 of MIL-STD-883.
 - (1) Test condition A or D using the circuit submitted with the certificate of compliance (see 3.6 herein).
 - (2) $T_A = +125$ °C, minimum.
 - (3) Test duration: 1,000 hours, except as permitted by method 1005 of MIL-STD-883.
- 5. PACKAGING
- 5.1 Packaging requirements. The requirements for packaging shall be in accordance with MIL-M-38510.
- 6. NOTES
- 6.1 <u>Intended use</u>. Microcircuits conforming to this drawing are intended for use when military specifications do not exist and qualified military devices that will perform the required function are not available for OEM application. When a military specification exists and the product covered by this drawing has been qualified for listing on QPL-38510, the device specified herein will be inactivated and will not be used for new design. The QPL-38510 product shall be the preferred item for all applications.

STANDARDIZED MILITARY DRAWING	SIZE A		5962-88566
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL	SHEET 32

^{*} PDA applies to subgroup 1.

- 6.2 <u>Replaceability</u>. Microcircuits covered by this drawing will replace the same generic device covered by a contractor-prepared specification or drawing.
- 6.3 <u>Configuration control of SMD's</u>. All proposed changes to existing SMD's will be coordinated with the users of record for the individual documents. This coordination will be accomplished in accordance with MIL-STD-481 using DD Form 1693, Engineering Change Proposal (Short Form).
- 6.4 <u>Record of users</u>. Military and industrial users shall inform Defense Electronics Supply Center when a system application requires configuration control and the applicable SMD. DESC will maintain a record of users and this list will be used for coordination and distribution of changes to the drawings. Users of drawings covering microelectronics devices (FSC 5962) should contact DESC-ECC, telephone (513) 296-8526.
- 6.5 Comments on this drawing should be directed to DESC-ECC, Dayton, Ohio 45444, or telephone (513)
 - 6.6 Pin descriptions for device types 01 and 02.

		ackad			I "-	
Mnemonic					⊥ Type	Name and function
	20	40 Device	44	152	+	1
<u> </u>	01	02	102	102	†	
D0-D7	x	x	х	х	I/0	DATA BUS: Bidirectional three-state data bus used to transfer commands, data and status between the DUART and the CPU. DO is the least significant bit.
CEN	X	X	X	X	I	CHIP ENABLE: Active low input signal. When low, data trans- fers between the CPU and the DUART are enabled on DO-D7 as controlled by the WRN, RDN and AO-A3 inputs. When high, places the DO-D7 lines in three-state condition.
WRN	X	X	х	x	Ī	WRITE STROBE: When low and CEN is also low, the contents of the data bus are loaded into the addressed register. The transfer occurs on the rising edge of the signal.
RDN	х	X	Х	Х	I	READ STROBE: When low and CEN is also low, causes the contents of the addressed register to be presented on the data bus. The read cycle begins on the falling edge of RDN.
A0-A3	X	х	x	х	I	ADDRESS INPUTS: Select the DUART internal registers and ports for read/write operations.
RESET	Х	X	X	X	I	RESET: A high level clears internal registers (SRA, SRB, IMR, ISR, OPR, OPCR), puts OPO-OP7 in the high state, stops the counter/timer, and puts channels A and B in the inactive state, with the TxDA and TxDB outputs in the mark (high) state.
INTRN	Х	X	X	X	0	Interrupt Request: Active low, open drain, output which signals the CPU that one or more of the eight maskable interrupting conditions are true.
X1/CLK	X	х	Х	X		Crystal 1: Crystal or external clock input. A crystal or clock of the specified limits must be supplied at all times. When a crystal is used, a capacitor must be connected from this pin to ground (see figure 8).

STANDARDIZED MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER	SIZE A		5962-88566
DAYTON, OHIO 45444		REVISION LEVEL A	SHEET 33

6.6 Pin descriptions for device types 01 and 02 - Continued.

		Package							
Mnemonic	-	lumber of pins		_ Type	Name and function				
	28	40	44	52	1				
	ļ	Device		Ţ					
	101	102	02	02	<u> </u>				
X2	X	X	X	x	 				
RxDA	x	x	x	x	I				
RxD8	X	X	x	x	I				
TxDA	X	X	X	X	0	Channel A transmitter Serial Data Output: The Least significant bit is transmitted first. This output is held in the "Mark" condition when the transmitter is disabled, idle, or when operating in local loopback mode. "Mark" is high, "space" is low.			
TxDB	X	X	X	X	0	Channel B Transmitter Serial Data Output: The least significant bit is transmitted first. This output is held in the "Mark" condition when the transmitter is disabled, idle, or when operating in local loopback mode. "Mark" is high, "space" is low.			
OPO	x	×	x	X	0	Output O: General purpose output, or channel A request to send (RTSAN, active low). Can be deactivated automatically on receive or transmit.			
OP1	x	x	x	X	0	Output 1: General purpose output, or channel B request to send (RTSBN, active low). Can be deactivated automatically on receive or transmit.			
OP2		x	x	x		Output 2: General purpose output, or channel A transmitter 1X or 16X clock output, or channel A receiver 1X clock output.			
OP3	 	X	X	X	0	Output 3: General purpose output, or open drain, active low counter/timer output, or channel B transmitter 1% clock output, or channel B receiver 1% clock output.			
OP4		x	x	х	 0 	Output 4: General purpose output, or channel A open drain, active low, RxRDYA/FFULLA output.			
OP5		x	x	x	 0 	Output 5: General purpose output, or channel B open drain, active low, RxRDYB/FFULLB output.			
OP6		x	x	x	0	Output 6: General purpose output, or channel A open drain, active low, TxRDYA output.			
OP7	 	X	X	X	0	 Output 7: General purpose output, or channel B open drain, active low, TxRDYB output.			

STANDARDIZED MILITARY DRAWING	SIZE A		5962-88566
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL	SHEET 34

Downloaded from Arrow.com.

6.6 Pin descriptions for device types 01 and 02 - Continued.

		Packad			1		
Mnemonic					Type	Name and function	
	28	40	44	52	Ţ		
	!	Devi		·	1		
-	01	_02_	102	02			
1PO		X	x	x	1	Input 0: General purpose input, or channel A clear to send active low input (CTSAN).	
IP1		x	X	x	I	Input 1: General purpose input, or channel B clear to send active low input (CTSBN).	
IP2	X	x	x	X	I	Input 2: General purpose input, or counter/timer external clock input.	
IP3		X	X	X	I	Input 3: General purpose input, or channel A transmitter external clock input (TxCA). When the external clock is used by the transmitter, the transmitted data is clocked on the falling edge of the clock.	
IP4	 	x	X	x	I	Input 4: General purpose input, or channel A receiver external clock input (RxCA). When the external clock is used by the reseiver, the received data is sampled on the rising edge of the clock.	
IP5	 	X	X 	x	ļ	Input 5: General purpose input, or channel B transmitter external clock input (TxCB). When the external clock is used by the transmitter, the transmitted data is clocked on the falling edge of the clock.	
IP6		X 	X 	x	I	Input 6: General purpose input, or channel B receiver external clock input (RxCB). When the external clock is used by the receiver, the received data is sampled on the rising edge of the clock.	
v _{cc}	X	x	х	x	I	Power supply: +5 V supply input.	
GND	·X	X 	X	x	I	Ground.	
		! !	 				

STANDARDIZED MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER	SIZE A		5962-88566
DAYTON, OHIO 45444		REVISION LEVEL A	SHEET 35

6.6 Pin descriptions for device type 03.

Mnemonic	Pin no.	Туре	Name and function
DO-D7	 25,16,24,17 23,18,22,19 	 I/0'	DATA BUS: Bidirectional three-state data bus used to transfer commands, data and status between the DUART and the CPU. DO is the least significant bit.
CSN	35 	 I 	CHIP SELECT: Active low input signal. When low, data transfers between the CPU and the DUART are enabled on DO-D7 as controlled by the R/WN and A1-A4 inputs. When high, places the DO-D7 lines in the three-state condition.
R/WN	8 8	I	READ/WRITE: A high input indicates a read cycle and a low input indicated a write cycle, when a cycle is initiated by assertion of the CSN input.
A1-A4	1,3,5,6	I	Address inputs: Selects the DUART internal registers and ports for read/write operations.
RESETN	34 	I	Reset: A low clears internal registers (SRA, SRB, IMR, ISR, OPR, OPCR), initializes the IVR to hex OF, puts OPO-OP7 in the high state, stops the counter/timer, and puts channel A and B in the inactive state, with the TxDA and TxDB outputs in the mark (high) state.
DTACKN	9	0	Data Transfer Acknowledge: Three-state active low output asserted in write, read, or interrupt cycles to indicate proper transfer of data between the CPU and the DUART.
INTRN	21	0	Interrupt Request: Active low, open drain output which signals the CPU that one or more of the eight maskable interrupting conditions are true.
IACKN	37	I	Interrupt Acknowledge: Active low input indicating an interrupt acknowledge cycle. In response, the DUART will place the interrupt vector on the data bus and will assert DTACKN if it has an interrupt pending.
X1/CLK	32	I	Crystal 1: Crystal or external clock input. A crystal or clock of the specified limits must be supplied at all times. If a crystal is used, a capacitor must be connected from this pin to ground (see figure 17).
x2	33	I	Crystal 2: Connection for other side of the crystal. If a crystal is used, a capacitor must be connected from this pin to ground (see figure 17). If an external clock is used, this pin should be grounded.
RXDA	31	I	 Channel A Receiver Serial Data input: The least significant bit is received first. "Mark" is high, "space" is low.

STANDARDIZED MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER	SIZE A		5962-88566
DAYTON, OHIO 45444		REVISION LEVEL	SHEET 36

6.6 Pin descriptions for device type 03 - Continued.

Mnemonic	Type	Name and function						
R×DB		Channel B Receiver Serial Data input: The least significant bit is received first. "Mark" is high, "space" is low.						
TxDA	0	Channel A Transmitter Serial Data Output: The least significant bit is transmitted first. This output is held in the "mark" condition when the transmitter is disabled, idle, or when operating in local loopback mode. "Mark" is high, "space" is low.						
TxDB	o	Channel B Transmitter Serial Data Output: The least significant bit is transmitted first. This output is held in the "mark" condition when the transmitter is disabled, idle, or when operating in local loopback mode. "Mark" is high, "space" is low.						
ОРО [0	Output 0: General purpose output, or channel A request to send (RTSAN, active low). Can be deactivated automatically on receive or transmit.						
OP1 	0	Output 1: General purpose output or channel B request to send (RTSBN, active low). Can be deactivated automatically on receive or transmit.						
OP2	0	Output 2: General purpose output, or channel A transmitter 1X or 16X clock output, or channel A receiver 1X clock output.						
OP3	o	Output 3: General purpose output, or open drain, active low counter/timer output, or channel B transmitter 1X clock output, or channel B receiver 1X clock output.						
DP4	0	Output 4: General purpose output, or channel A open drain, active low, RXRDYA/FIULLA output.						
DP5	0	Output 5: General purpose output or channel B open drain, active low, RxRDYB/FFULLB output.						
)P6	0	Output 6: General purpose output or channel A open drain, active low, TxRDYA output.						
P7	0	Output 7: General purpose output or channel B open drain, active low, TxRDYB output.						
PO	I	Input 0: General purpose input, or channel A clear to send active low input (CTSAN).						
P1	I	Input 1: General purpose input, or channel B clear to send active low input (CTSBN).						
P2	I	Input 2: General purpose input, or channel B receiver external clock input (RxCB), or counter/timer external clock input. When the external clock is used by the receiver, the received data is sampled on the rising edge of the clock.						

STANDARDIZED MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER	SIZE A		5962-88566
DAYTON, OHIO 45444		REVISION LEVEL A	SHEET 37

6.6 Pin descriptions for device type 03 - Continued.

Mnemonic	Туре	Name and function		
IP3	I	Input 3: General purpose input, or channel A transmitter exter- nal clock input (TxCA). When the external clock is used by the transmitter, the transmitted data is clocked on the falling edge of the clock.		
IP4	I	Input 4: General purpose input, or channel A receiver external clock input (RXCA). When the external clock is used by the receiver, the received data is sampled on the rising edge of the clock.		
IP5	I	Input 5: General purpose input, or channel A transmitter external clock input (TxCB). When the external clock is used by the transmitter, the transmitted data is clocked on the falling edge of the clock.		
v _{cc}	I	Power supply: +5 V supply input.		
GND	I	 Ground.		

6.7 <u>Approved sources of supply.</u> Approved sources of supply are listed in MIL-BUL-103. The vendors listed in MIL-BUL-103 have agreed to this drawing and a certificate of compliance (see 3.6 herein) has been submitted to and accepted by DESC-ECC.

STANDARDIZED MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER	SIZE A		5962-88566
DAYTON, OHIO 45444		REVISION LEVEL A	SHEET 38

STANDARDIZED MILITARY DRAWING SOURCE APPROVAL BULLETIN

DATE: 92-02-12

Approved sources of supply for SMD 5962-88566 are listed below for immediate acquisition only and shall be added to MIL-BUL-103 during the next revision. MIL-BUL-103 will be revised to include the addition or deletion of sources. The vendors listed below have agreed to this drawing and a certificate of compliance has been submitted to and accepted by DESC-ECC. This bulletin is superseded by the next dated revision of MIL-BUL-103.

Standardized military drawing PIN	Vendor CAGE number	Vendor similar PIN <u>1</u> /
5962-8856601XX	18324	2681/BXA
5962-8856602QX	18324	2681/BQA
5962-8856602YX	18324	2681/BYA
5962-8856602U).	18324	2681/BUA
5962-8856603QX	18324	68681/BQA
5962-8856603UX	18324	68681/BUA

1/ Caution. Do not use this number for item acquisition. Items acquired to this number may not satisfy the performance requirements of this drawing.

> Vendor CAGE number

18324

Vendor name and address

Signetic Company 811 E. Arques Avenue P.O. Box 3409 Sunnyvale, CA 94088-3409

The information contained herein is disseminated for convenience only and the Government assumes no liability whatsoever for any inaccuracies in this information bulletin.