

# **DS89C21 Differential CMOS Line Driver and Receiver Pair**

Check for Samples: DS89C21

## **FEATURES**

- Meets TIA/EIA-422-A (RS-422) and CCITT V.11 Recommendation
- LOW POWER Design—15 mW Typical
- Guaranteed AC Parameters:
  - Maximum Driver Skew 2.0 ns
  - Maximum Receiver Skew 4.0 ns
- Extended Temperature Range: -40°C to +85°C
- Available in SOIC Packaging
- Operates over 20 Mbps
- Receiver OPEN Input Failsafe Feature

#### DESCRIPTION

The DS89C21 is a differential CMOS line driver and receiver pair, designed to meet the requirements of TIA/EIA-422-A (RS-422) electrical characteristics interface standard. The DS89C21 provides one driver and one receiver in a minimum footprint. The device is offered in an 8-pin SOIC package.


The CMOS design minimizes the supply current to 6 mA, making the device ideal for use in battery powered or power conscious applications.

The driver features a fast transition time specified at 2.2 ns, and a maximum differential skew of 2 ns making the driver ideal for use in high speed applications operating above 10 MHz.

The receiver can detect signals as low as 200 mV, and also incorporates hysteresis for noise rejection. Skew is specified at 4 ns maximum.

The DS89C21 is compatible with TTL and CMOS levels (DI and RO).

# **Connection Diagram**



#### See Package Number D (R-PDSO-G8)

### **Truth Table Driver**

Input	Ou	ıtputs
DI	DO	DO*
Н	Н	L
L	L	Н

#### **Truth Table Receiver**

Inputs	Output
RI–RI*	RO
V <sub>DIFF</sub> ≥ +200 mV	Н
V <sub>DIFF</sub> ≤ −200 mV	L
OPEN <sup>(1)</sup>	Н

#### (1) Non-terminated

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

All trademarks are the property of their respective owners.





These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

**Absolute Maximum Ratings** (1)(2)(3)

7 (15 CO 1 CO	
Supply Voltage (V <sub>CC</sub> )	7V
Driver Input Voltage (DI)	−1.5V to V <sub>CC</sub> + 1.5V
Driver Output Voltage (DO, DO *)	−0.5V to +7V
Receiver Input Voltage—V <sub>CM</sub>	
(RI, RI <sup>*</sup> )	±14V
Differential Receiver Input	±14V
Voltage—V <sub>DIFF</sub> (RI, RI*)	
Receiver Output Voltage (RO)	-0.5V to V <sub>CC</sub> +0.5V
Receiver Output Current (RO)	±25 mA
Storage Temperature Range	
(T <sub>STG</sub> )	-65°C to +150°C
Lead Temperature (T <sub>L</sub> )	+260°C
(Soldering 4 sec.)	
Maximum Junction Temperature	150°C
Maximum Package Power Dissipation @+25°C	
D Package	714 mW
Derate D Package	5.7 mW/°C above +25°C

<sup>(1)</sup> Absolute Maximum Ratings are those values beyond which the safety of the device cannot be ensured. They are not meant to imply that the devices should be operated at these limits. The tables of Electrical Characteristics specify conditions for device operation.

## **Recommended Operating Conditions**

	Min	Max	Units
Supply Voltage (V <sub>CC</sub> )	4.50	5.50	V
Operating Temperature (T <sub>A</sub> )	-40	+85	°C
Input Rise or Fall Time (DI)		500	ns

Product Folder Links: DS89C21

Submit Documentation Feedback

Copyright © 1998–2013, Texas Instruments Incorporated

<sup>(2)</sup> If Military/Aerospace specified devices are required, please contact the Texas Instruments Sales Office/ Distributors for availability and specifications.

<sup>(3)</sup> ESD Rating: HBM (1.5 kΩ, 100 pF) all pins ≥ 2000V.EIAJ (0Ω, 200 pF) ≥ 250V



# Electrical Characteristics (1)(2)

Over recommended supply voltage and operating temperature ranges, unless otherwise specified.

Symbol	Parameter	Со	nditions	Pin	Min	Тур	Max	Units
DRIVER C	HARACTERISTICS							
V <sub>IH</sub>	Input Voltage HIGH				2.0		$V_{CC}$	V
V <sub>IL</sub>	Input Voltage LOW			DI	GND		0.8	V
I <sub>IH</sub> , I <sub>IL</sub>	Input Current	$V_{IN} = V_{CC}$ , GND, 2.0	)V, 0.8V			0.05	±10	μΑ
V <sub>CL</sub>	Input Clamp Voltage	I <sub>IN</sub> = −18 mA					-1.5	V
V <sub>OD1</sub>	Unloaded Output Voltage	No Load		DO,		4.2	6.0	V
$V_{OD2}$	Differential Output Voltage	$R_L = 100\Omega$		DO*	2.0	3.0		V
$\Delta V_{OD2}$	Change in Magnitude of V OD2					5.0	400	mV
	for Complementary Output States							
V <sub>OD3</sub>	Differential Output Voltage	$R_L = 150\Omega$			2.1	3.1		V
V <sub>OD4</sub>	Differential Output Voltage	$R_L = 3.9 \text{ k}\Omega$				4.0	6.0	V
V <sub>OC</sub>	Common Mode Voltage	$R_L = 100\Omega$				2.0	3.0	V
ΔV <sub>OC</sub>	Change in Magnitude of V <sub>OC</sub>					2.0	400	mV
	for Complementary Output States							
I <sub>OSD</sub>	Output Short Circuit Current	V <sub>OUT</sub> = 0V			-30	-115	-150	mA
I <sub>OFF</sub>	Output Leakage Current	V <sub>CC</sub> = 0V	V <sub>OUT</sub> = +6V			0.03	+100	μA
			V <sub>OUT</sub> = −0.25V			-0.08	-100	μA
RECEIVER	CHARACTERISTICS							
V <sub>TL</sub> , V <sub>TH</sub>	Differential Thresholds	V <sub>IN</sub> = +7V, 0V, −7V		RI,	-200	±25	+200	mV
V <sub>HYS</sub>	Hysteresis	V <sub>CM</sub> = 0V		RI*	20	50		mV
R <sub>IN</sub>	Input Impedance	V <sub>IN</sub> = −7V, +7V, Oth	er = 0V		5.0	9.5		kΩ
I <sub>IN</sub>	Input Current	Other Input = 0V,	V <sub>IN</sub> = +10V			+1.0	+1.5	mA
		$V_{CC} = 5.5V$ and	$V_{IN} = +3.0V$		0	+0.22		mA
		$V_{CC} = 0V$	$V_{IN} = +0.5V$			-0.04		mA
			V <sub>IN</sub> = −3V		0	-0.41		mA
			V <sub>IN</sub> = −10V			-1.25	-2.5	mA
V <sub>OH</sub>	Output HIGH Voltage	I <sub>OH</sub> = −6 mA	V <sub>DIFF</sub> = +1V	RO	3.8	4.9		V
			V <sub>DIFF</sub> = OPEN		3.8	4.9		V
V <sub>OL</sub>	Output LOW Voltage	I <sub>OL</sub> = +6 mA, V <sub>DIFF</sub> =	= −1V			0.08	0.3	V
I <sub>OSR</sub>	Output Short Circuit Current	V <sub>OUT</sub> = 0V			-25	-85	-150	mA
DRIVER A	ND RECEIVER CHARACTERISTICS	-						
I <sub>CC</sub>	Supply Current	No Load	DI = V <sub>CC</sub> or GND	V <sub>CC</sub>		3.0	6	mA
			DI = 2.4V or 0.5V			3.8	12	mA

<sup>(1)</sup> Current into device pins is defined as positive. Current out of device pins is defined as negative. All voltages are referenced to ground unless otherwise specified.

Product Folder Links: DS89C21

Downloaded from Arrow.com.

<sup>(2)</sup> All typicals are given for  $V_{CC} = 5.0V$  and  $T_A = 25$ °C.



# Switching Characteristics (1)(2)

Over recommended supply voltage and operating temperature ranges, unless otherwise specified.

Symbol	Parameter		Conditions	Min	Тур	Max	Units
DIFFEREN	ITIAL DRIVER CHARACTERISTICS					•	
t <sub>PLHD</sub>	Propagation Delay LOW to HIGH	$R_L = 100\Omega$	(Figure 2 Figure 3)	2	4.9	10	ns
t <sub>PHLD</sub>	Propagation Delay HIGH to LOW	C <sub>L</sub> = 50 pF		2	4.5	10	ns
t <sub>SKD</sub>	Skew,  t <sub>PLHD</sub> -t <sub>PHLD</sub>				0.4	2.0	ns
t <sub>TLH</sub>	Transition Time LOW to HIGH		(Figure 2 Figure 4)		2.2	9	ns
t <sub>THL</sub>	Transition Time HIGH to LOW				2.1	9	ns
RECEIVER	CHARACTERISTICS		·				•
t <sub>PLH</sub>	Propagation Delay LOW to HIGH	C <sub>L</sub> = 50 pF	(Figure 5 Figure 6)	6	18	30	ns
t <sub>PHL</sub>	Propagation Delay HIGH to LOW	V <sub>DIFF</sub> = 2.5V		6	17.5	30	ns
t <sub>SK</sub>	Skew,  t <sub>PLH</sub> -t <sub>PHL</sub>	$V_{CM} = 0V$			0.5	4.0	ns
t <sub>r</sub>	Rise Time		(Figure 7)		2.5	9	ns
t <sub>f</sub>	Fall Time				2.1	9	ns

- (1) All typicals are given for  $V_{CC}$  = 5.0V and T  $_A$  = 25°C. (2) f = 1 MHz,  $t_r$  and  $t_f$  ≤ 6 ns.

### **Parameter Measurement Information**





Figure 1.  $\,V_{\text{OD}}$  and  $\,V_{\text{OC}}$  Test Circuit



f = 1 MHz, tr and  $tf \le 6 \text{ ns}$ .

Figure 2. Driver Propagation Delay Test Circuit

Product Folder Links: DS89C21

Submit Documentation Feedback

Copyright © 1998–2013, Texas Instruments Incorporated






Figure 3. Driver Differential Propagation Delay Timing





Figure 4. Driver Differential Transition Timing



f = 1 MHz, tr and  $tf \le 6 \text{ ns}$ .

Figure 5. Receiver Propagation Delay Test Circuit




Figure 6. Receiver Propagation Delay Timing

Product Folder Links: DS89C21

Copyright © 1998–2013, Texas Instruments Incorporated

Submit Documentation Feedback






Figure 7. Receiver Rise and Fall Times

Downloaded from Arrow.com.





# **REVISION HISTORY**

Cł	hanges from Revision B (April 2013) to Revision C	Pag	E
•	Changed layout of National Data Sheet to TI format		E

Product Folder Links: DS89C21

# PACKAGE OPTION ADDENDUM



10-Dec-2020

#### PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
DS89C21TM/NOPB	ACTIVE	SOIC	D	8	95	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 85	DS89C 21TM	Samples
DS89C21TMX/NOPB	ACTIVE	SOIC	D	8	2500	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 85	DS89C 21TM	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.





10-Dec-2020



www.ti.com 9-Aug-2022

## TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device		Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
DS89C21TMX/NOPB	SOIC	D	8	2500	330.0	12.4	6.5	5.4	2.0	8.0	12.0	Q1



# **PACKAGE MATERIALS INFORMATION**

www.ti.com 9-Aug-2022



## \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)	
DS89C21TMX/NOPB	SOIC	D	8	2500	367.0	367.0	35.0	





www.ti.com 9-Aug-2022

## **TUBE**




### \*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
DS89C21TM/NOPB	D	SOIC	8	95	495	8	4064	3.05



SMALL OUTLINE INTEGRATED CIRCUIT




## NOTES:

- 1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 [0.15] per side.
- 4. This dimension does not include interlead flash.
- 5. Reference JEDEC registration MS-012, variation AA.



SMALL OUTLINE INTEGRATED CIRCUIT




NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



## **IMPORTANT NOTICE AND DISCLAIMER**

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022, Texas Instruments Incorporated