

MOSFET - N-Channel, POWERTRENCH®

30 V, 13.3 A, 8.5 m Ω

FDMC7692

General Description

This N-Channel MOSFET is produced using **onsemi's** advanced POWERTRENCH process that has been especially tailored to minimize the on-state resistance. This device is well suited for Power Management and load switching applications common in Notebook Computers and Portable Battery Packs.


Features

- Max $r_{DS(on)} = 8.5 \text{ m}\Omega$ at $V_{GS} = 10 \text{ V}$, $I_D = 13.3 \text{ A}$
- Max $r_{DS(on)} = 11.5 \text{ m}\Omega$ at $V_{GS} = 4.5 \text{ V}$, $I_D = 10.6 \text{ A}$
- High Performance Technology for Extremely Low r_{DS(on)}
- These Devices are Pb-Free and are RoHS Compliant

Applications

- DC DC Buck Converters
- Notebook Battery Power Management
- Load Switch in Notebook





Ton

Bottom


WDFN8 3.3x3.3, 0.65P CASE 511DQ (Option A)

MARKING DIAGRAM

o &Z&2&K FDMC 7692

&Z = Assembly Plant Code &2 = 2-Digit Date Code &K = 2-Digit Lot Code FDMC7692 = Device Code

PIN ASSIGNMENT



ORDERING INFORMATION

See detailed ordering and shipping information on page 6 of this data sheet.

MOSFET MAXIMUM RATINGS ($T_A = 25^{\circ}C$ unless otherwise noted)

Symbol	Parameter			Rating	Unit
V _{DS}	Drain to Source Voltage			30	V
V_{GS}	Gate to Source Voltage			±20	V
I _D	Drain Current	Continuous (Package limited)	T _C = 25°C	16	Α
		Continuous (Note 1a)	T _A = 25°C	13.3	
		Pulsed	_	40	
E _{AS}	Single Pulse Avalanche Energy (Note 2)			58	mJ
P_{D}	Power Dissipation T _C = 25°		T _C = 25°C	29	W
	Power Dissipation (Note 1a)			2.3	
T _J , T _{STG}	Operating and Storage Junction Temperature Range			-55 to 150	°C

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

THERMAL CHARACTERISTICS

Symb	ol Parameter	Rating	Unit
Rejo	Thermal Resistance, Junction to Case	4.3	°C/W
Reje	Thermal Resistance, Junction to Ambient (Note 1a)	53	

^{1.} $R_{\theta JA}$ is determined with the device mounted on a 1 in² pad 2 oz copper pad on a 1.5 x 1.5 in. board of FR-4 material. $R_{\theta JC}$ is guaranteed by design while $R_{\theta CA}$ is determined by the user's board design.



a. 53°C/W when mounted on a 1 in² pad of 2 oz copper



b. 125°C/W when mounted on a minimum pad of 2 oz copper

2. E_{AS} of 58 mJ is based on starting T_{J} = 25°C; L = 1 mH, I_{AS} = 10.8 A, V_{DD} = 27 V, V_{GS} = 10 V. 100% test at L = 0.1 mH, I_{AS} = 21 A.

ELECTRICAL CHARACTERISTICS ($T_J = 25^{\circ}C$ unless otherwise noted)

Symbol	Parameter	Test Conditions	Min	Тур	Max	Unit
OFF CHARA	ACTERISTICS					
BV _{DSS}	Drain to Source Breakdown Voltage	I _D = 250 μA, V _{GS} = 0 V	30	-	-	V
$\Delta BV_{DSS} / \Delta T_{J}$	Breakdown Voltage Temperature Coefficient	I_D = 250 μ A, referenced to 25°C	-	16	-	mV/°C
I _{DSS}	Zero Gate Voltage Drain Current	V _{DS} = 24 V, V _{GS} = 0 V	-	-	1	μΑ
		V _{DS} = 24 V, V _{GS} = 0 V, T _J = 125°C	-	-	250	1
I _{GSS}	Gate to Source Leakage Current	V _{GS} = 20 V, V _{DS} = 0 V	-	-	100	nA
ON CHARAC	CTERISTICS					
V _{GS(th)}	Gate to Source Threshold Voltage	$V_{GS} = V_{DS}, I_D = 250 \mu A$	1.2	1.9	3.0	٧
$\frac{\Delta V_{GS(th)}}{\Delta T_J}$	Gate to Source Threshold Voltage Temperature Coefficient	I_D = 250 μ A, referenced to 25°C	-	-6	=	mV/°C
r _{DS(on)}	Static Drain to Source On Resistance	V _{GS} = 10 V, I _D = 13.3 A	-	7.2	8.5	mΩ
		V _{GS} = 4.5 V, I _D = 10.6 A	-	9.5	11.5	
		V _{GS} = 10 V, I _D = 13.3 A, T _J = 125°C	-	9.5	12.0	
9FS	Forward Transconductance	V _{DD} = 5 V, I _D = 13.3 A	-	60	_	S
YNAMIC C	HARACTERISTICS					
C _{iss}	Input Capacitance	V _{DS} = 15 V, V _{GS} = 0 V, f = 1 MHz	_	1260	1680	pF
C _{oss}	Output Capacitance	1	-	480	635	pF
C _{rss}	Reverse Transfer Capacitance		-	65	100	pF
Rg	Gate Resistance	f = 1 MHz	-	0.9	2.4	Ω
WITCHING	CHARACTERISTICS					
t _{d(on)}	Turn-On Delay Time	V _{DD} = 15 V, I _D = 13.3 A, V _{GS} = 10 V,	-	9	18	ns
t _r	Rise Time	$R_{GEN} = 6 \Omega$	-	4	10	ns
t _{d(off)}	Turn-Off Delay Time		_	21	33	ns
t _f	Fall Time		-	3	10	ns
Q _{g(TOT)}	Total Gate Charge	V _{GS} = 0 V to 10 V, V _{DD} = 15 V, I _D = 13.3 A	-	21	29	nC
		V _{GS} = 0 V to 4.5 V, V _{DD} = 15 V, I _D = 13.3 A	_	10	14	nC
Q _{gs}	Total Gate Charge	V _{DD} = 15 V, I _D = 13.3 A	-	5	_	nC
Q _{gd}	Gate to Drain "Miller" Charge		-	3	-	nC
	IRCE DIODE CHARACTERISTICS					•
V _{SD}	Source to Drain Diode Forward Voltage	V _{GS} = 0 V, I _S = 13.3 A (Note 3)	_	0.86	1.2	٧
		V _{GS} = 0 V, I _S = 1.9 A (Note 3)	_	0.75	1.2	1
t _{rr}	Reverse Recovery Time	I _F = 13.3 A, di/dt = 100 A/μs	_	24	38	ns
Q _{rr}	Reverse Recovery Charge	1	_	7	14	nC

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

3. Pulse Test: Pulse Width < 300 µs, Duty cycle < 2.0%.

TYPICAL CHARACTERISTICS (T_J = 25°C unless otherwise noted)

4.0





Figure 1. On Region Characteristics



Drain Current and Gate Voltage




Figure 3. Normalized On Resistance vs. Junction Temperature




Figure 4. On-Resistance vs. Gate to Source Voltage




Figure 5. Transfer Characteristics




Figure 6. Source to Drain Diode Forward Voltage vs. Source Current

TYPICAL CHARACTERISTICS (T_J = 25°C unless otherwise noted) (continued)




Figure 7. Gate Charge Characteristics




Figure 8. Capacitance vs. Drain to Source Voltage




Figure 9. Unclamped Inductive Switching Capability




Figure 10. Maximum Continuous Drain Current vs. Case Temperature




Figure 11. Forward Bias Safe Operating Area




Figure 12. Single Pulse Maximum Power Dissipation

TYPICAL CHARACTERISTICS (T_J = 25°C unless otherwise noted) (continued)




Figure 13. Junction-to-Ambient Transient Thermal Response Curve

ORDERING INFORMATION

Device	Device Marking	Package Type	Shipping [†]
FDMC7692	FDMC7692	WDFN8 3.3x3.3, 0.65P case 511DQ (Pb-Free)	3000 / Tape & Reel


[†]For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.


POWERTRENCH is registered trademark of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries.





WDFN8 3.3x3.3, 0.65P

CASE 511DQ ISSUE O












(OPTION A)







ALL DIMENSIONS AS PER OPTION A
UNLESS SPECIFIED
BOTTOM VIEW
(OPTION B)

RECOMMENDED LAND PATTERN


DOCUMENT NUMBER: 98AON13648G Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.


DESCRIPTION: WDFN8 3.3XX3.3, 0.65P PAGE 1 OF 2


onsemi and ONSEMI are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

WDFN8 3.3x3.3, 0.65P CASE 511DQ ISSUE O

DATE 31 OCT 2016







ALL DIMENSIONS AS PER OPTION A
UNLESS SPECIFIED
BOTTOM VIEW
(OPTION C)

NOTES:

- A. PACKAGE DOES NOT FULLY CONFORM TO JEDEC REGISTRATION MO-240.
- B. DIMENSIONS ARE IN MILLIMETERS.
- C. DIMENSIONS AND TOLERANCES PER ASME Y14.5M, 2009.
- D. LAND PATTERN RECOMMENDATION IS EXISTING INDUSTRY LAND PATTERN
- E. DIMENSIONS DO NOT INCLUDE BURRS OR MOLD FLASH. BURRS OR MOLD FLASH SHALL NOT EXCEED 0.10MM.

DOCUMENT NUMBER:	98AON13648G	Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.		
DESCRIPTION:	WDFN8 3.3X3.3, 0.65P		PAGE 2 OF 2	

onsemi and ONSEMI are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

onsemi, Onsemi, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at <a href="www.onsemi.org/www.onsemi.or

ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

 $\textbf{Technical Library:} \underline{ www.onsemi.com/design/resources/technical-documentation}$

onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support

For additional information, please contact your local Sales Representative at www.onsemi.com/support/sales