REVISIONS			
LTR	DESCRIPTION	DATE (YR-MO-DA)	APPROVED

REV																				
SHEET																				
REV																				
SHEET	15	16	17	18	19	20	21	22	23	24	25									
REV STATUS				REV																
OF SHEETS				SHEET			1	2	3	4	5	6	7	8	9	10	11	12	13	14

PMIC N/A

STANDARD MICROCIRCUIT DRAWING

THIS DRAWING IS AVAILABLE FOR USE BY ALL DEPARTMENTS AND AGENCIES OF THE DEPARTMENT OF DEFENSE

AMSC N/A

PREPARED BY
Laura Leeper Branham

CHECKED BY
Laura Leeper Branham

APPROVED BY
Charles F. Saffle

DRAWING APPROVAL DATE
15-01-05

REVISION LEVEL

DLA LAND AND MARITIME
COLUMBUS, OHIO 43218-3990
http://www.landandmaritime.dla.mil

MICROCIRCUIT, MEMORY, DIGITAL, RADIATION-HARDENED, CMOS/SOI, 64MBIT NONVOLATILE RANDOM ACCESS MEMORY (NVRAM), MULTICHIP MODULE (MCM)

SIZE	CAGE CODE	
A	**67268**	**5962-14230**

SHEET 1 OF 25

1. SCOPE

1.1 Scope. This drawing documents two product assurance class levels consisting of high reliability (device class Q) and space application (device class V). A choice of case outlines and lead finishes are available and are reflected in the Part or Identifying Number (PIN). When available, a choice of Radiation Hardness Assurance (RHA) levels is reflected in the PIN.

1.2 PIN. The PIN is as shown in the following example:



1.2.1 RHA designator. Device classes Q and V RHA marked devices meet the MIL-PRF-38535 specified RHA levels and are marked with the appropriate RHA designator. A dash (-) indicates a non-RHA device.

1.2.2 Device type(s). The device type(s) identify the circuit function as follows:

Device type	Generic number	Circuit function	Temp Range	Configuration
01	HXNV06400	Rad-hard 64Mb Non-Volatile MRAM	-40 to +125°C	1/ 2/ 3/

1.2.3 Device class designator. The device class designator is a single letter identifying the product assurance level as follows:

Device class	Device requirements documentation
Q or V	Certification and qualification to MIL-PRF-38535

1.2.4 Case outline(s). The case outline(s) are as designated in MIL-STD-1835 and as follows:

Outline letter	Descriptive designator	Terminals	Package style
X	See figure 1	112	Shielded ceramic dual flat pack

1.2.5 Lead finish. The lead finish is as specified in MIL-PRF-38535 for device classes Q and V.

1/ Device type 01 is susceptible to magnetic fields.
2/ Device type 01 can be configured as either a four chip selectable 1048576 word x 16 bit device or a four chip selectable 2097152 word x 8 bit device.
3/ Device type 01, when provided as class Q, will have additional testing as defined in section 4.2.1.d.

1.3 Absolute maximum ratings. 1/ 2/

Supply voltage range I/O (V_{DDIO})	-0.5 V dc to + 4.6 V dc	
Supply voltage range Core (V_{DDD})	-0.5 V dc to + 4.6 V dc	
DC input voltage range (V_{IN})	-0.5 V dc to V_{DDIO} + 0.5 V dc	
DC output voltage range (V_{OUT})	-0.5 V dc to V_{DDIO} + 0.5 V dc	
DC or average output current (I_{OUT})	90 mA	3/
Storage temperature	-65ºC to + 150ºC	4/
Lead temperature (soldering 5 seconds)	+220ºC	5/
Thermal resistance, junction to case (θ_{JC})	1.2 ºC/W	
Output voltage applied to high Z-state	-0.5 V dc to V_{DDIO} + 0.5V dc	
Maximum power dissipation	4.1 W	6/
Maximum junction temperature (T_J)	160ºC	
Magnetic Field Exposure (write)	65 Oersteds	7/
Magnetic Field Exposure (read, standby or unbiased)	100 Oersteds	7/
Data Retention (-40ºC to + 105ºC)	15 years	
Endurance (-40ºC to + 105ºC)	$1x10^{15}$ cycles	4/

1.4 Recommended operating conditions.

Supply voltage range 3.3V I/O (V_{DDIO})	3.0 V dc to 3.6 V dc	
Supply voltage range 2.5V I/O (V_{DDIO})	2.25 V dc to 2.75 V dc	
Supply voltage range Core (V_{DDD})	3.0 V dc to 3.6 V dc	
Supply voltage reference (V_{SS})	0.0 V dc	
High level input voltage range (V_{IH})	0.7 x V_{DDIO} to V_{DDIO} + 0.3 V dc	
Low level input voltage range (V_{IL})	-0.3 V dc to 0.3 x V_{DDIO}	
Voltage on any pin (V_{IN})	-0.3 V dc to V_{DDIO} + 0.3	
Case operating temperature range (T_C)	-40ºC to + 125ºC	4/

1.5 Digital logic testing for device classes Q and V.

Fault coverage measurement of manufacturing logic tests (MIL-STD-883, method 5012)	99.99 percent

1.6 Radiation features 8/

Maximum total ionizing dose available (dose rate = 50 - 300 rad(Si)/s)	1×10^6 rad(Si)	
Single event phenomenon (SEP):		
No single event latch-up (SEL) occurs at effective LET (see 4.4.4.4)	≤ 120 MeV-cm^2/mg	
Heavy ion single event upset error rate (SER)	1×10^{-10} upsets/bit-day	9/
Proton Single event upset error rate (SER)	$.1 \times 10^{-11}$ upsets/bit-day	9/
Neutron irradiation (1MeV equivalent)	$.1 \times 10^{14}$ neutrons/cm^2	10/
Dose rate data induced upset (dose rate duration ≤ 20 ns)	1×10^9 rad(Si)/s	
Dose rate survivability (dose rate duration ≤ 20 ns)	1×10^{12} rad(Si)/s	
Dose rate induced latch-up	Immune by SOI technology	

1/ Stresses above the absolute maximum rating may cause permanent damage to the device. Extended operation at the maximum levels may degrade performance and affect reliability.

2/ All voltages are referenced to V_{SS}.

3/ Time at Absolute Rating shall not exceed one second.

4/ See section 3.2.10.

5/ Maximum soldering temperature can be maintained for no more than 180 seconds over the lifetime of the part. Resistance to Soldering Heat is compliant with MIL-STD-883, method 2036, Table 2036-1 Test Conditions H and I.

6/ Operating power dissipation plus output driver power dissipation due to external load must not exceed this specification.

7/ Limits shown are guaranteed at T_C = +25°C ± 5°C.

8/ For details on RHA parameters and test results, contact the vendor.

9/ Projected performance based on CREME96 results for a geosynchronous orbit during solar minimum non-flare conditions behind 100 mil Aluminum shield using Weibull parameters based on an analysis of test data and simulation results. Weibull parameters and other relevant attributes are available from the vendor upon request to calculate projected SER performance for other orbits and environments.

10/ Guaranteed but not tested.

2. APPLICABLE DOCUMENTS

2.1 Government specification, standards, and handbooks. The following specification, standards, and handbooks form a part of this drawing to the extent specified herein. Unless otherwise specified, the issues of these documents are those cited in the solicitation or contract.

DEPARTMENT OF DEFENSE SPECIFICATION

MIL-PRF-38535 - Integrated Circuits, Manufacturing, General Specification for.

DEPARTMENT OF DEFENSE STANDARDS

MIL-STD-883 - Test Method Standard Microcircuits.
MIL-STD-1835 - Interface Standard Electronic Component Case Outlines.

DEPARTMENT OF DEFENSE HANDBOOKS

MIL-HDBK-103 - List of Standard Microcircuit Drawings.
MIL-HDBK-780 - Standard Microcircuit Drawings.

(Copies of these documents are available online at http://quicksearch.dla.mil or from the Standardization Document Order Desk, 700 Robbins Avenue, Building 4D, Philadelphia, PA 19111-5094.)

2.2 Non-Government publications. The following document(s) form a part of this document to the extent specified herein. Unless otherwise specified, the issues of the documents are the issues of the documents cited in the solicitation.

ASTM INTERNATIONAL

ASTM Standard F1192 - Standard Guide for the Measurement of Single Event Phenomena (SEP) induced by Heavy Ion Irradiation of Semiconductor Devices.

(Applications for copies of ASTM publications should be addressed to: ASTM International, PO Box C700, 100 Barr Harbor Drive, West Conshohocken, PA 19428-2959; http://www.astm.org.)

(Non-Government standards and other publications are normally available from the organizations that prepare or distribute the documents. These documents also may be available in or through libraries or other informational services.)

2.3 Order of precedence. In the event of a conflict between the text of this drawing and the references cited herein, the text of this drawing takes precedence. Nothing in this document, however, supersedes applicable laws and regulations unless a specific exemption has been obtained.

3. REQUIREMENTS

3.1 Item requirements. The individual item requirements for device classes Q and V shall be in accordance with MIL-PRF-38535 as specified herein, or as modified in the device manufacturer's Quality Management (QM) plan. The modification in the QM plan shall not affect the form, fit, or function as described herein.

3.2 Design, construction, and physical dimensions. The design, construction, and physical dimensions shall be as specified in MIL-PRF-38535 and herein for device classes Q and V.

3.2.1 Case outline(s). The case outline(s) shall be in accordance with 1.2.4 herein and figure 1.

3.2.2 Terminal connections. The terminal connections shall be as specified on figure 2.

3.2.3 Truth table(s). The truth table(s) shall be as specified on figure 3.

3.2.4 Block diagram. The block shall be as specified on figure 4.

3.2.5 Output load circuit. The output load circuit for functional tests shall be as specified on figure 5.

3.2.6 Timing waveforms. The AC timing characteristics and waveforms shall be as specified on figure 6, and applies to capacitance, read cycle, and write cycle measurements unless otherwise specified.

3.2.7 Radiation exposure circuit. The radiation exposure circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing and acquiring activity upon request.

3.2.8 Functional tests. Various functional tests used to test this device are contained in Appendix A (herein). If the test patterns cannot be implemented due to test equipment limitations, alternate test patterns to accomplish the same results shall be allowed. For device classes Q and V, alternate test patterns shall be under the control of the device manufacturer's Technology Review Board (TRB) in accordance with MIL-PRF-38535 and shall be made available to the preparing or acquiring activity upon request.

3.2.8.1 Voltage Regulator tests. This microcircuit contains one onboard voltage regulator per die necessary for proper operation of the device. The voltage regulators are enabled by default and cannot be disabled by the user. All testing specified by this drawing is performed with the voltage regulators enabled. Voltage regulator disabled testing performed by the manufacturer shall be maintained under document revision level control of the device manufacturer's Technology Review Board (TRB) in accordance with MIL-PRF-38535 and shall be made available to the acquiring or preparing activity upon request.

3.2.8.2 Error Correction Circuitry (ECC) tests. This microcircuit contains onboard error detection and correction circuitry necessary for proper operation of the device. The ECC is enabled by default and cannot be disabled by the user. All testing specified by this drawing is performed with ECC enabled. ECC disabled testing performed by the manufacturer shall be maintained under document revision level control of the device manufacturer's Technology Review Board (TRB) in accordance with MIL-PRF-38535 and shall be made available to the acquiring or preparing activity upon request.

3.2.8.3 Non-Volatility tests. This memory microcircuit retains data in the absence of applied power. Non-volatility testing performed by the manufacturer shall be maintained under document revision level control of the device manufacturer's Technology Review Board (TRB) in accordance with MIL-PRF-38535 and shall be made available to the acquiring or preparing activity upon request.

3.2.9 Power-Up/Down Sequence. The power-up/down sequence shall be as shown in figure 6. The MRAM is protected from write operations whenever V_{DDD} is less than V_{DDDWI} which was designed for 2.65V or whenever V_{DDIO} is less than V_{DDIOWI} which was designed for 1.90V. As soon as V_{DDD} is equal to or exceeds V_{DDD}(min) and V_{DDIO} is equal to or exceeds V_{DDIO}(min), there is a startup time of 2 ms before read and write operations can start. This time allows memory power supplies to stabilize. The CLK and WE pins need to be held low (V_{IL} or lower) until after the 2 ms startup is complete. For additional protection, the CE_B[3:0] pins can be made to track V_{DDIO} on power up and remain high (V_{IH} or higher) for the duration of the 2 ms startup time. During power loss or brownout where V_{DDIO} goes below V_{DDIOWI} or V_{DDD} goes below V_{DDDWI}, writes are protected and a startup time must be observed when power returns equal to or greater than V_{DDD}(min) and V_{DDIO}(min). Ramp rates on the V_{DDIO} and V_{DDD} supply should not exceed 1 second in duration for either rising or falling.

3.2.10 Operating and Storage Life. Operating and storage life is up to 15 years for case temperatures up to 105ºC; and up to 2 years for temperatures above 105ºC up to 125ºC. In addition, storage life is up to 504 hours for temperatures above 125ºC up to 150ºC. Within these bounds, performance requirements will be met. For applications outside these bounds, or for additional Magnetic Tunnel Junction (MTJ) operating and storage time information, contact the manufacturer.

3.3 Electrical performance characteristics and postirradiation parameter limits. Unless otherwise specified herein, the electrical performance characteristics and postirradiation parameter limits are as specified in table IA and shall apply over the full case operating temperature range.

3.4 Electrical test requirements. The electrical test requirements shall be the subgroups specified in table IIA. The electrical tests for each subgroup are defined in table IA.

3.5 Marking. The part shall be marked with the PIN listed in 1.2 herein. In addition, the manufacturer's PIN may also be marked. For packages where marking of the entire SMD PIN number is not feasible due to space limitations, the manufacturer has the option of not marking the "5962-" on the device. For RHA product using this option, the RHA designator shall still be marked. Marking for device classes Q and V shall be in accordance with MIL-PRF-38535.

3.5.1 Certification/compliance mark. The certification mark for device classes Q and V shall be a "QML" or "Q" as required in MIL-PRF-38535.

3.6 Certificate of compliance. For device classes Q and V, a certificate of compliance shall be required from a QML-38535 listed manufacturer in order to supply to the requirements of this drawing (see 6.6.1 herein). The certificate of compliance submitted to DLA Land and Maritime-VA prior to listing as an approved source of supply for this drawing shall affirm that the manufacturer's product meets, for device classes Q and V, the requirements of MIL-PRF-38535 and herein.

3.7 Certificate of conformance. A certificate of conformance as required for device classes Q and V in MIL-PRF-38535 shall be provided with each lot of microcircuits delivered to this drawing.

3.8 Read/Write cycle Endurance. A reprogrammability test shall be completed as part of the vendor's reliability monitors. This reprogrammability test shall be done for initial characterization and after any design or process changes which may affect the reprogrammability of the device. The methods and procedures may be vendor specific, but shall guarantee the number of program/erase endurance cycles listed in section 1.3 herein over the temperature range listed in section 1.3 herein. The vendor's procedure shall be kept under document control and shall be made available upon request of the acquiring or preparing activity, along with test data.

3.9 Data Retention (device powered or unpowered). A data retention stress test shall be completed as part of the vendor's reliability monitors. This test shall be done for initial characterization and after any design or process change which may affect data retention. The methods and procedures may be vendor specific, but shall guarantee the number of years listed in section 1.3 herein over the temperature range listed in section 1.3 herein. The vendor's procedure shall be kept under document control and shall be made available upon request of the acquiring or preparing activity, along with test data.

TABLE IA. Electrical performance characteristics. 1/ 2/

Test	Symbol	Conditions -40°C °≤ T_C ≤ +125°C +3.0 V ≤ V_{DDIO} ≤ +3.6 V or +2.25 V ≤ V_{DDIO} ≤+2.75 V +3.0 V °≤ V_{DDD} ≤+3.6 V unless otherwise specified	Group A subgroups	Device type	Limits		Unit
					Min	Max	
Standby Current	I_{DDD_SB} I_{DDIO_SB}	-40°C ≤ T_C ≤ +25°C	1, 2, 3	All		40 6	mA
Standby Current	I_{DDD_SB} I_{DDIO_SB}	25°C < T_C ≤ +125°C	1, 2, 3	All		60 12	mA
Input Leakage 3/	I_{ILK}	V_{IN} = 3.6 V	1, 2, 3	All		10	µA
Output Leakage 3/	I_{OLK}	V_{OUT} = 3.6 V	1, 2, 3	All		100	µA
Low Level Output Voltage 3/	V_{OL}	V_{DDIO} = 2.25 V, I_{OL} = 6 mA	1, 2, 3	All		0.5	V
		V_{DDIO} = 3.00 V, I_{OL} = 6 mA					
High Level Output Voltage 3/	V_{OH}	V_{DDIO} = 2.25V, I_{OH} = -6 mA	1, 2, 3	All	1.75		V
		V_{DDIO} = 3.00V, I_{OH} = -6 mA			2.50		
Read Operating Supply Current, low Frequency	I_{DDDOP_R1} I_{DDIOOP_R1}	f = 1MHz, WE = V_{SS}, OE = V_{DDIO}, CE_B[3-0], DQ = vector controlled	1, 2, 3	All		70 40	mA
Write Operating Supply Current, low Frequency	I_{DDDOP_W1} I_{DDIOOP_W1}	f = 1MHz, OE = V_{SS}, WE = V_{DDIO}, CE_B[3-0], DQ = vector controlled	1, 2, 3	All		100 40	mA
Read Operating Supply Current, Max Frequency	I_{DDDOP_R8} I_{DDIOOP_R8}	f = 7.7MHz, WE = V_{SS}, OE = V_{DDIO}, CE_B[3-0], DQ = vector controlled	1, 2, 3	All		150 120	mA
Write Operating Supply Current, Max Frequency	I_{DDDOP_W7} I_{DDIOOP_W7}	f = 6.7MHz, OE = V_{SS}, WE = V_{DDIO} , CE_B[3-0], DQ = vector controlled	1, 2, 3	All		220 60	mA
Input Pin Capacitance 4/ CLK CE_B[3-0] A[20-0] OE WE X8 OVERFLOW_I AUTO_INCR, INIT, and DONE	 C_{CLK} C_{CEB} C_A C_{OE} C_{WE} C_{X8} C_{OI} C_{AI}	V_{IN} = V_{DDIO} or V_{SS}, f = 1MHz	4	All		 48 48 48 48 48 48 48 48	pF
Data I/O capacitance 4/ DQ	C_{DQ}		4	All		60	pF
Functional tests 5/ 6/			7, 8	All			
Address Setup Time 6/	Tads	See Figures 5 & 6	9, 10, 11	All	5		ns
Address Hold Time 6/	Tadh		9, 10, 11	All	15		ns
WE Setup Time 6/	Twes		9, 10, 11	All	5		ns
WE Hold Time 6/	Tweh		9, 10, 11	All	15		ns
CE_B[3-0] Setup Time 6/	Tcebs		9, 10, 11	All	5		ns
CE_B[3-0] Hold Time 6/	Tcebh		9, 10, 11	All	15		ns
DQ valid with respect to rising edge of CLK 6/	Tclkdv		9, 10, 11	All	50	100	ns

See footnotes at end of table.

TABLE IA. Electrical performance characteristics - Continued. 1/ 2/

Test	Symbol	Conditions -40°C °≤ T_C ≤ +125°C +3.0 V ≤ V_{DDIO} ≤ +3.6 V or +2.25 V ≤ V_{DDIO} ≤+2.75 V +3.0 V °≤ V_{DDD} ≤+3.6 V unless otherwise specified	Group A subgroups	Device type	Limits		Unit
					Min	Max	
ERROR[3-0] valid with respect to rising edge of CLK 6/	Tclkev	See Figures 5 & 6	9, 10, 11	All	50	100	ns
CLK low to DQ Hi-z 6/	Tclkhz		9, 10, 11	All	1	15	ns
OE access time 6/	Toedv		9, 10, 11	All		15	ns
OE low to outputs Hi-z 6/	Toehz		9, 10, 11	All	1	15	ns
Read Cycle Time 7/	Tminr		9, 10, 11	All	130		ns
Data Setup Time 6/	Tdqs		9, 10, 11	All	5		ns
Data Hold Time 6/	Tdqh		9, 10, 11	All	15		ns
Write Cycle Time 7/	Tminw		9, 10, 11	All	150		ns
Clock Low Time 6/	Tlo		9, 10, 11	All	15		ns
Clock High Time 6/	Thi		9, 10, 11	All	15		ns
AUTOINCR Setup Time 6/	Tais_ar		9, 10, 11	All	5		ns
AUTOINCR Hold Time 6/	Taih_ar		9, 10, 11	All	15		ns
INIT, DONE, OVERFLOW_IN (Controls) Setup Time 6/	Tacs_ar		9, 10, 11	All	5		ns
INIT, DONE,OVERFLOW_IN (Controls) Hold Time 6/	Tach_ar		9, 10, 11	All	15		ns
DQ valid with respect to rising edge of CLK 6/	Tclkkdv_ar		9, 10, 11	All	50	100	ns
ERROR[3-0] valid with respect to rising edge of CLK 6/	Tclkkev_ar		9, 10, 11	All	50	100	ns
Rising Edge of Clock to Overflow High 6/	Tovrf_ar		9, 10, 11	All		20	ns
CE_B access time 6/	Tcebdv_ar		9, 10, 11	All		15	ns
CE_B high to outputs Hi-z 6/	Tcebhz_ar		9, 10, 11	All	1	15	ns
AUTOINCR Cycle Time 7/	Tminr_ar		9, 10, 11	All	130		ns
AUTOINCR Clock High Time 6/	Thi_ar		9, 10, 11	All	15		ns
AUTOINCR Clock Low Time 6/	Tlo_ar		9, 10, 11	All	15		ns

1/ Preirradiation values for RHA marked devices shall also be the postirradiation values unless otherwise specified.
2/ When performing postirradiation electrical measurements for any RHA level T_A = +25°C. Limits shown are guaranteed at T_A = +25°C ± 5°C.
3/ Applies only to pins specified for customer use.
4/ See paragraph 4.4.1.c. This parameter shall be tested initially and after any design or process changes which may affect that parameter, and therefore shall be guaranteed to the limits specified in Table IA.
5/ See paragraphs 3.2.8 (including subparagraphs 3.2.8.1 and 3.2.8.2) and 4.4.1.b.
6/ See paragraphs 3.2.8.1 and 3.2.8.2.
7/ Test performed using a functional vector at the specified timing.

TABLE IB. SEP Test Limits. 1/ 2/

Device Type	Particle Type	Bias $V_{DDIO} = V_{DDD} = 3.0V$ Single Event Upset Error Rate (SER) 3/ (Adam's 90% environment)	Bias $V_{DDIO} = V_{DDD} = 3.6V$ No single event latch-up (SEL) occurs at effective LET 4/
All	Heavy ion	1 $x10^{-10}$ upsets/bit-day 5/	120 MeV-cm^2/mg
All	Proton	1 $x10^{-11}$ upsets/bit-day 5/	-

1/ For SEP test conditions, see 4.4.4.4 herein.
2/ Technology characterization and model verification supplemented by in-line data may be used in lieu of end-of-line testing. Test plan must be approved by TRB and qualifying activity.
3/ Power Supply = the worst case of the min and max of the Power Supply range defined in 4.4.4.4 herein.
Temperature = the worst case of the min and max of the Temperature range defined in 4.4.4.4 herein.
4/ Power Supply = the max of the Power Supply range defined in 4.4.4.4 herein.
Temperature = the max of the Temperature range defined in 4.4.4.4 herein.
5/ Projected performance based on CREME96 results for a geosynchronous orbit during solar minimum non-flare conditions behind 100mil Aluminum shield using Weibull parameters based on an analysis of test data (see 4.4.4.4) and simulation results. Weibull parameters and other relevant attributes are available from the vendor upon request to calculate projected upset rate performance for other orbits and environments.

Case X



Notes

1. Not applicable to this case outline.
2. Height of assembled package includes ceramic, seal ring, lid, top and bottom shields
3. Height of ceramic body
4. Chip capacitors, MIL style CDR33. Max Height 1.27, Maximum quantity 6. Maximum capacitor height is less than the height of lid plus top shield.
5. Pin 1 indicated by larger chamfer and mark on ceramic.

FIGURE 1. Case outline.

Symbol	Common Dimensions Millimeters				Common Dimensions Inches		
	MIN.	NOM.	MAX.		MIN.	NOM.	MAX.
A	4.16	4.58	5.01		0.164	0.180	0.197
A1	2.25	2.50	2.75		0.089	0.098	0.108
A2	0.56	0.61	0.66		0.022	0.024	0.026
A3	0.18	0.20	0.22		0.007	0.008	0.009
A4	0.85	0.89	0.93		0.033	0.035	0.037
b	0.15	0.20	0.25		0.006	0.008	0.010
c	0.10	0.15	0.20		0.004	0.006	0.008
D	34.35	34.70	35.05		1.352	1.366	1.380
D2	29.61	29.74	29.87		1.166	1.171	1.176
D3	32.03	32.16	32.29		1.261	1.266	1.271
e	0.585	0.635	0.685		0.023	0.025	0.027
E	40.59	41.00	41.41		1.598	1.614	1.630
E1	34.795	34.925	35.055		1.370	1.375	1.380
E2	35.11	35.24	35.37		1.382	1.387	1.393
E3	38.33	38.46	38.59		1.509	1.514	1.519
E4	37.63	38.00	38.38		1.481	1.496	1.511
L	3.00	3.40	3.80		0.118	0.134	0.150
L1	51.00	51.35	---		2.008	2.022	---
L2	7.725	8.325	---		0.304	0.328	---
L3	57.65	58.15	58.65		2.270	2.290	2.309

NOTE: Controlling dimensions are in millimeters, inches dimensions are given for reference only. The package is assembled with six on-package CDR33 chip capacitors 0.1uF with 50V rating which meet approved criteria and are similar to MIL-PRF-123 capacitors. Four capacitors placed between VDDD and VSS and two capacitors are placed between VDDIO and VSS. These capacitors improve noise sensitivity for I/O switching and dose rate hardness. A is height of package including the capacitors.

FIGURE 1. Case outline – Continued.

Package Pin Number	Function	Package Pin Number	Function	Package Pin Number	Function
1	V_{SS}	39	A[8]	77	V_{DDD}
2	V_{DDIO}	40	A[6]	78	DQ[15]
3	TESTOUT1 1/	41	A[4]	79	DQ[14]
4	TESTOUT2 1/	42	A[2]	80	DQ[13]
5	TESTOUT3 1/	43	A[0]	81	DQ[12]
6	TESTOUT4 1/	44	V_{DDD}	82	TESTINH1 3/
7	TESTOUT5 1/	45	TESTINL4 2/	83	DONE
8	TESTINL1 2/	46	TESTOUT7 1/	84	INIT
9	ERROR[0]	47	CE_B[2]	85	V_{DDIO}
10	CE_B[0]	48	ERROR[2]	86	AUTO_INCR
11	TESTOUT6 1/	49	TESTINL5 2/	87	TESTINL8 2/
12	TESTINL2 2/	50	TESTOUT8 1/	88	DQ[7]
13	V_{DDD}	51	TESTOUT9 1/	89	DQ[6]
14	OVERFLOW_I	52	TESTOUT10 1/	90	DQ[5]
15	A[20]	53	TESTOUT11 1/	91	TESTINL9 2/
16	A[18]	54	TESTOUT12 1/	92	V_{DDD}
17	A[16]	55	V_{DDIO}	93	V_{SS}
18	A[14]	56	V_{SS}	94	DQ[4]
19	A[12]	57	V_{SS}	95	A[11]
20	V_{SS}	58	V_{DDIO}	96	A[13]
21	V_{DDD}	59	TESTOUT13 1/	97	A[15]
22	A[10]	60	TESTOUT14 1/	98	A[17]
23	DQ[0]	61	TESTOUT15 1/	99	A[19]
24	DQ[1]	62	TESTOUT16 1/	100	V_{DDD}
25	DQ[2]	63	TESTOUT17 1/	101	TESTINL10 2/
26	DQ[3]	64	TESTINL6 2/	102	TESTOUT19 1/
27	X8	65	ERROR[3]	103	CE_B[1]
28	CLK	66	CE_B[3]	104	ERROR[1]
29	V_{DDIO}	67	TESTOUT18 1/	105	TESTINL11 2/
30	WE	68	TESTINL7 2/	106	TESTOUT20 1/
31	OE	69	V_{DDD}	107	TESTOUT21 1/
32	DQ[8]	70	OVERFLOW_O	108	TESTOUT22 1/
33	DQ[9]	71	A[1]	109	TESTOUT23 1/
34	DQ[10]	72	A[3]	110	TESTOUT24 1/
35	TESTINL3 2/	73	A[5]	111	V_{DDIO}
36	V_{DDD}	74	A[7]	112	V_{SS}
37	V_{SS}	75	A[9]		
38	DQ[11]	76	V_{SS}		

1/ This output signal is for the manufacturer's use only. This pin must be left unconnected.
2/ This input signal is for the manufacturer's use only. This pin must connect to V_{SS}.
3/ This input signal is for the manufacturer's use only. This pin must connect to V_{DDIO}.

FIGURE 2. Terminal connections.

Functional

CLK	CE_B[3-0] (4)	WE	AUTO_INCR	INIT	DONE	OVERFLOW_I	Function
R	1111	X	X	X	X	X	Chip Disable
R	1110	0	0	X	X	X	MRAM[0] Read Cycle (1)
R	1101	0	0	X	X	X	MRAM[1] Read Cycle (1)
R	1011	0	0	X	X	X	MRAM[2] Read Cycle (1)
R	0111	0	0	X	X	X	MRAM[3] Read Cycle (1)
R	1110	1	0	X	X	X	MRAM[0] Write Cycle (1)
R	1101	1	0	X	X	X	MRAM[1] Write Cycle (1)
R	1011	1	0	X	X	X	MRAM[2] Write Cycle (1)
R	0111	1	0	X	X	X	MRAM[3] Write Cycle (1)
R	0000	X	1	1	0	1	AI Read Cycle (2) (3)
R	XXXX	X	1	0	X	X	AI Chip Disable (3)
R	XXXX	X	1	X	1	X	AI Chip Disable (3)
R	XXXX	X	1	X	X	0	AI Chip Disable (3)

(1) Read and write occurs at memory locations provided by external address pins at rising edge of CLK
(2) Internal address counter starts with Address=0x000000 and increments 1 per rising edge of CLK
(3) Internal counter reset to Address=0x000000
(4) CE_B[3-0]: Only one CE_B low allowed at a time for non-auto increment operations.

Output Driver

	Inputs			Outputs		
Function	CLK	CE_B[3-0]	OE	DQ (1)	OVERFLOW_O (2)	ERROR[3-0] (3)
Chip Disable	X	XXXX	X	Hi-Z	Active	Active
MRAM[3-0] Read Cycle	1	XXXX	1	Active	Active	Active
MRAM[3-0] Read Cycle	1	XXXX	0	Hi-Z	Active	Active
MRAM[3-0] Read Cycle	0	XXXX	X	Hi-Z	Active	Active
MRAM[3-0] Write Cycle	X	XXXX	X	Hi-Z	Active	Active
AI Read Cycle	X	0000	X	Active	Active	Active
AI Read Cycle	X	1111	X	Hi-Z	Active	Active
AI Chip Disable	X	X	X	Hi-Z	Active	Active

(1) If X8=1, DQ[15-8] is always Hi-Z and truth table applies only to DQ[7-0].
(2) Output is always active, but is only valid when in auto increment mode
(3) Output is always active, but only a single ERROR[3-0] output will be valid corresponding to the MRAM[3-0] that read cycle was performed on. Not valid data after write operations.

NOTE: For all truth tables, TESTIN* pins must be in the states shown in the Figure 2.

FIGURE 3. Truth tables.





FIGURE 4. Block diagram.

TIMING INPUT / OUTPUT REFERENCES



Notes:
(1) Input rise and fall times = 1 ns between 90% and 10% levels.
(2) Timing parameter reference voltage level.
(3) ss: Low-Z VOH and VOL steady-state output voltage.
(4) High-Z output pin pulled to VLOAD by Reference Load Circuit.

I/O Type	VIHac	VILac	VREF	VLOAD
3.3V CMOS	V_{DDIO}	V_{SS}	V_{DDIO} /2	V_{DDIO} /2
2.5V CMOS	V_{DDIO}	V_{SS}	V_{DDIO} /2	V_{DDIO} /2



NOTE: Set to 5pF for T*HZ (Low-Z to High-Z) timing parameters.

FIGURE 5. Output load circuit.

Read Cycle Timing



NOTES:
CE_B[N] – For valid read operation, only a single CE_B[3:0] must be low and the remaining three must be high during the Chip Enable Valid" period
ERROR [N] – Only a single ERROR[3:0] signal is valid corresponding to the die enabled during the "Chip Enable Valid" period (i.e. CE_B[0] = low, ERROR[0] = valid)
AUTO_INCR – Must be low during read operations, refer to functional truth table

Read Cycle Timing Auto-Increment Mode



NOTES:
CE_B[N] – For valid auto increment read operation, all CE_B[3:0] signals must be low and WE must be low (not shown, but using Read Cycle Timing Requirements)
ERROR[N] – Only a single ERROR[3:0] signal is valid at a time depending on which die is active in the auto increment feature (depends on clock cycles and X8 mode).

FIGURE 6. Timing waveforms.

Write Cycle Timing



NOTES:
CE_B[N] – For valid write operation, only a single CE_B[3:0] must be low and the remaining three must be high during the "Chip Enable Valid" period.
ERROR[N] – Not Valid on Write Operations
AUTO_INCR – Must be low during the write operations, refer to functional truth table

Power-Up/Down Sequence



NOTES:
1) Only a single CE_B[3-0] should be low at a time in read and write modes. Refer to functional truth table.
2) Once VDDD and VDDIO are both equal to or above their minimum recommended operating values, a 2ms startup wait time must be observed.
3) Once VDDD and VDDIO are below a certain voltage threshold (VDDDWI and VDDIOWI), writes are inhibited.

FIGURE 6. Timing waveforms – Continued.

4. VERIFICATION

4.1 Sampling and inspection. For device classes Q and V, sampling and inspection procedures shall be in accordance with MIL-PRF-38535 or as modified in the device manufacturer's Quality Management (QM) plan. The modification in the QM plan shall not affect the form, fit, or function as described herein.

4.2 Screening. For device classes Q and V, screening shall be in accordance with MIL-PRF-38535, and shall be conducted on all devices prior to qualification and technology conformance inspection. Capacitors are added to the package after mechanical screening.

4.2.1 Additional criteria for device classes Q and V.

a. The burn-in test duration, test condition and test temperature, or approved alternatives shall be as specified in the device manufacturer's QM plan in accordance with MIL-PRF-38535. The burn-in test circuit shall be maintained under document revision level control of the device manufacturer's Technology Review Board (TRB) in accordance with MIL-PRF-38535 and shall be made available to the acquiring or preparing activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in method 1015 of MIL-STD-883.

b. Interim and final electrical test parameters shall be as specified in table IIA herein.

c. Additional screening for device class V beyond the requirements of device class Q shall be as specified in MIL-PRF-38535, appendix B.

d. Additional screening for device class Q shall be done per approved QM plan and include:
   (1) Internal visual, TM 2010 condition A
   (2) X-ray (top view only)
   (3) PIND
   (4) Serialization
   (5) 240-hour dynamic burn-in, delta, read and record (in place of standard class Q burn-in)
   (6) Static Burn-in, delta, read and record

4.3 Qualification inspection for device classes Q and V. Qualification inspection for device classes Q and V shall be in accordance with MIL-PRF-38535. Inspections to be performed shall be those specified in MIL-PRF-38535 and herein for groups A, B, C, D, and E inspections (see 4.4.1 through 4.4.4).

4.4 Conformance inspection. Technology conformance inspection for classes Q and V shall be in accordance with MIL-PRF-38535 including groups A, B, C, D, and E inspections, and as specified herein.

4.4.1 Group A inspection.

a. Tests shall be as specified in table IIA herein.

b. For device classes Q and V, subgroups 7 and 8 shall include verifying the functionality of the device.

c. Subgoup 4 (C_{CLK}, C_{CEB}, C_A, C_{OE}, C_{WE}, C_{X8}, C_{OI}, C_{AI} and C_{DQ} measurements) shall be measured only for initial qualification and after any process or design changes which may affect input or output capacitance. Capacitance shall be measured between the designated terminal and GND at a frequency of 1 MHz. Sample size is 5 devices with no failures, and all input and output terminals tested.

d. Subgroup 9 shall be performed only at final electrical test.

TABLE IIA. Electrical test requirements.

Test requirements	Subgroups (in accordance with MIL-PRF-38535, table III)	
	Device class Q	Device class V
Pre burn-in electrical parameters (see 4.2)	1*, 2, 3, 7*, 8A, 8B, 10, 11	1*, 2, 3, 7*, 8A, 8B, 10, 11
Dynamic burn-in (method 1015)	Required	Required
Interim electrical parameters (see 4.2)	1*, 2, 3, 7*, 8A, 8B, 10, 11, Δ 1/ 2/	1*, 2, 3, 7*, 8A, 8B, 10, 11, Δ 1/ 2/
Static burn-in (method 1015)	Required	Required
Final electrical parameters (see 4.2)	1*, 2, 3, 7*, 8A, 8B, 9, 10, 11, Δ 1/ 2/	1*, 2, 3, 7*, 8A, 8B, 9, 10, 11, Δ 1/ 2/
Group A test requirements (see 4.4)	1, 2, 3, 4, 7, 8A, 8B, 9, 10, 11 3/	1, 2, 3, 4, 7, 8A, 8B, 9, 10, 11 3/
Group C end-point electrical parameters (see 4.4)	1, 2, 3, 7, 8A, 8B, 10, 11, Δ 2/	1, 2, 3, 7, 8A, 8B, 10, 11, Δ 2/
Group D end-point electrical parameters (see 4.4)	1, 7 4/	1, 7 4/
Group E end-point electrical parameters (see 4.4)	1, 7, 9 5/	1, 7, 9 5/

1/ * indicates PDA applies to subgroups 1 and 7.
2/ Δ indicates delta limit (see Table IIB) shall be required where specified, and the delta values shall be computed with reference to the previous electrical parameter tests.
3/ See paragraph 4.4.1.
4/ See paragraph 4.4.3.
5/ Wafer level Group E testing will not include subgroup 9

TABLE IIB. Burn-In and operating life test delta parameters (25ºC).

Symbol	Parameter	Delta limits 1/ 2/
I_{DDDSB}	V_{DDD} Standby Current	±10% of specific measured reading or 1 mA, whichever is greater
I_{DDIOSB}	V_{DDIO} Standby Current	±10% of specific measured reading or 0.6 mA, whichever is greater
I_{ILK}	Input Leakage Current	±1 µA
I_{OLK}	Output Leakage Current	±10 µA

1/ The above parameter shall be recorded before and after the required burn-in and life tests to determine the delta.
2/ Parameter shifts for leakage parameters are calculated at +25°C only.

4.4.2 Group C inspection. The group C inspection end-point electrical parameters shall be as specified in table IIA herein. Wafer lot specific group C inspection will be performed in a single chip package configuration (SMD 5962-13212). Group C inspection on the MCM will occur annually with a sample size of 5 with acceptance on zero failures.

4.4.2.1 Additional criteria for device classes Q and V. The steady-state life test duration, test condition and test temperature, or approved alternatives shall be as specified in the device manufacturer's QM plan in accordance with MIL-PRF-38535. The test circuit shall be maintained under document revision level control by the device manufacturer's TRB in accordance with MIL-PRF-38535 and shall be made available to the acquiring or preparing activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in method 1005 of MIL-STD-883.

4.4.3 Group D inspection. The group D inspection end-point electrical parameters shall be as specified in table IIA herein. The sample size for Group D Subgroups 3 through 5 shall be 5(0) with acceptance on zero failures.

a. End-point electrical test shall occur prior to magnetic shield removal and shall be limited to DC tests. Electrical testing after shield removal may result in functional failures induced by stray magnetic fields. Any functional failures induced by stray magnetic fields while performing group D inspection shall not be rejectable.

b. Fine and Gross Leak testing shall be performed after magnetic shield removal. Failure to remove magnetic shields prior to leak testing may result in false failures caused by the presence of the magnetic shield adhesive. This applies to all methods of leak testing specified in MIL-STD-883, Method 1014, including Condition B1 radioisotope fine leak.

c. MIL-STD-883, Method 1018 shall be performed after magnetic shield removal. Failure to remove magnetic shields prior to RGA may result in false failures caused by the presence of the magnetic shield adhesive.

d. Constant acceleration will be performed to TM2001 condition D with magnetic shields removed.

e. Group D inspection may be performed on parts that have previously received a Group C inspection.

4.4.4 Group E inspection. Group E inspection is required only for parts intended to be marked as radiation hardness assured (see 3.5 herein).

a. End-point electrical parameters shall be as specified in table IIA herein.

b. For device classes Q and V, the devices or test vehicle shall be subjected to radiation hardness assured tests as specified in MIL-PRF-38535 for the RHA level being tested. All device classes must meet the postirradiation end-point electrical parameter limits as defined in table I at T_A = +25°C ± 5°C, after exposure, to the subgroups specified in table IIA herein.

4.4.4.1 Total dose irradiation testing. Total dose irradiation testing shall be performed in accordance with MIL-STD-883 method 1019 condition A, and as specified herein.

4.4.4.1.1 Accelerated annealing test. Accelerated annealing tests shall be performed in accordance with MIL-STD-883 method 1019, and as specified herein. The post-anneal end-point electrical parameter limits shall be as specified in Table IA herein and shall be the preirradiation end-point electrical parameter limit at 25°C ±5°C, after exposure, to the subgroups specified in table IIA herein.

4.4.4.2 Dose rate induced latch-up testing. When specified by the procuring activity, dose rate induced latch-up testing shall be performed in accordance with method 1020 of MIL-STD-883 and as specified herein. Tests shall be performed on devices, SEC, or approved test structures at technology qualification and after any design or process changes which may affect the RHA capability of the process.

4.4.4.3 Dose rate upset testing. When specified by the procuring activity, dose rate upset testing shall be performed in accordance with method 1021 of MIL-STD-883 and herein.

a. Transient dose rate upset testing for class Q and V devices shall be performed as specified by a TRB approved radiation hardness assurance plan and MIL-PRF-38535.

4.4.4.4 Single event phenomena (SEP). When specified in the purchase order or contract, SEP testing shall be required on class V devices. SEP testing shall be performed on the Standard Evaluation Circuit (SEC) or alternate SEP test vehicle as approved by the qualifying activity at initial qualification and after any design or process changes which may affect the upset or latchup characteristics. Test four devices with zero failures. ASTM standard F1192 may be used as a guideline when performing SEP testing. The test conditions for SEP are as follows:

a. The ion beam angle of incidence shall be normal to the die surface and 60 degrees to the normal, inclusive (i.e., 0° ≤ angle ≤ 60°). No shadowing of the ion beam due to fixturing or package related effects are allowed.

b. The fluence shall be ≥ than 100 errors or ≥ 10^7 ions/cm^2.

c. The flux shall be between 10^2 and 10^5 ion/cm^2/s. The cross section shall be verified to be flux independent by measuring the cross section at two flux rates which differ by at least an order of magnitude.

d. The particle range shall be ≥ 20 microns in silicon.

e. The upset test temperature shall be +25°C ± 10ºC. The latchup test temperature shall be at the maximum rated operating temperature ±10°C.

f. The Power Supply shall be within the recommended operating range.

g. For SEP test limits see Table IB herein.

h. Testing shall be performed using True and Complement or other test patterns that sensitize the part to possible upsets caused by particles interacting with the circuitry.

4.4.4.5 Neutron testing. When required by the customer, Neutron testing shall be performed in accordance with method 1017 of MIL-STD-883 and herein (see 1.6). All device classes must meet the post irradiation end-point electrical parameter limits as defined in Table IA, for the subgroups specified in Table IIA herein at T_A = +25°C ± 5°C after an exposure of 2 x 10^{12} neutrons/cm^2 (minimum).

4.5 Delta measurements for device class V. Delta measurements, as specified in Table IIB, shall be made and recorded before and after the required burn-in screens and steady-state life tests to determine delta limit compliance. The electrical parameters to be measured, with associated delta limits are listed in Table IIB.

5. PACKAGING

5.1 Packaging requirements. The requirements for packaging shall be in accordance with MIL-PRF-38535 for device classes Q and V.

6. NOTES

6.1 Intended use. Microcircuits conforming to this drawing are intended for use for Government microcircuit applications (original equipment), design applications, and logistics purposes.

6.1.1 Replaceability. Microcircuits covered by this drawing will replace the same generic device covered by a contractor prepared specification or drawing.

6.2 Configuration control of SMD's. All proposed changes to existing SMD's will be coordinated with the users of record for the individual documents. This coordination will be accomplished using DD Form 1692, Engineering Change Proposal.

6.3 Record of users. Military and industrial users should inform DLA Land and Maritime when a system application requires configuration control and which SMD's are applicable to that system. DLA Land and Maritime will maintain a record of users and this list will be used for coordination and distribution of changes to the drawings. Users of drawings covering microelectronic devices (FSC 5962) should contact DLA Land and Maritime-VA, telephone (614) 692-8108.

6.4 Comments. Comments on this drawing should be directed to DLA Land and Maritime-VA, Columbus, Ohio 43218-3990, or telephone (614) 692-0540.

6.5 Abbreviations, symbols, and definitions. The abbreviations, symbols, and definitions used herein are defined in MIL-PRF-38535 and MIL-HDBK-1331.

6.6 Sources of supply.

6.6.1 Sources of supply for device classes Q and V. Sources of supply for device classes Q and V are listed in MIL-HDBK-103 and QML-38535. The vendors listed in QML-38535 have submitted a certificate of compliance (see 3.6 herein) to DLA Land and Maritime-VA and have agreed to this drawing.

6.7 Additional information. When specified in the purchase order or contract, a copy of the following additional data supplied:

a. RHA test conditions (TID, DRU, DRS, and SEP).

b. Number of upsets (SEU).

c. Number of transients (SET).

d. Occurrence of latch-up (SEL).

6.8 Package Shield Information. Fine and Gross Leak testing shall be performed after magnetic shield removal. Internal Water Vapor Content shall be performed after magnetic shield removal. Failure to remove magnetic shields prior to leak testing or RGA may result in false failures due to absorption by the shield adhesive. Contact the manufacturer for shield removal process instructions.

6.9 Signal definitions.

CLK	Clock. Rising edge initiates an access of memory from the enabled die. A[20-0], WE, CE_B[3-0], and DQ[15-0] are latched on the rising edge.
CE_B[3-0]	Chip enables. Each 16Mb MRAM is controlled by a separate CE_B. Low state at rising edge of CLK allows normal read or write operation to a 1Mb x 16 MRAM. High state at rising edge of CLK puts the 16Mb MRAM into a deselected state and holds the data output drivers in a high impedance (High-Z) state. Only a single chip enable should be active per rising edge CLK unless in auto increment mode in which all four enables should be active.
A[20-0]	Address input pins. Selects a particular 8-bit word within the memory array on rising edge of CLK. A[20] is not used when in 16-bit mode and should be tied to VSS.
DQ[15-0]	Bi-directional data I/O pins. Data inputs (D) during a write operation. Data outputs (Q) during a read operation. When in 8-bit mode, only DQ[7-0] are active and DQ[15-8] pins should be tied to V_{SS}.
WE	Write enable. Low state on rising edge of CLK activates a write operation and holds the data output drivers in a high impedance (High-Z) state. High state on rising edge of CLK activates normal read operation.
OE	Output enable. Low state holds the data output drivers in a high impedance (High-Z) state. In high state the data output driver state is defined by CLK, CE_B[3:0],and WE. If not used, it must be connected to V_{DDIO}.
X8	Data 8-bit mode enable. In high state, DQ[15-8] are high impendence and A[20:0] provides addressing to 8-bit words. In low state, A[19-0] provides addressing and DQ[15-0] is used for all 16-bit read and write operations and A[20] should be tied to V_{SS}. X8 should be tied directly to V_{SS} or V_{DDIO}.
AUTO_INCR	Auto increment mode enable Input. High state at rising edge of CLK initiates a read using an internal address counter. Low state at rising edge of CLK exits auto increment mode and resets internal address counter. In auto increment mode, CE_B[3-0] and WE should be low for correct operation.
INIT	Auto increment control input. Only valid when in AUTO_INCR is high at rising edge of CLK. Low state at rising edge of CLK resets auto increment internal address counter. High state at rising edge of CLK combined with low state of DONE signal and high state of OVERFLOW_I signal at rising edge of CLK enables auto increment of internal address counter.
DONE	Auto increment control input. Only valid when in AUTO_INCR is high at rising edge of CLK. High state at rising edge of CLK resets auto increment internal address counter. Low state at rising edge of CLK combined with high state of INIT signal and high state of OVERFLOW_I signal at rising edge of CLK enables auto increment of internal address counter.
OVERFLOW_I	Auto increment control input. Only valid when in AUTO_INCR is high at rising edge of CLK. Low state at rising edge of CLK resets auto increment internal address counter. High state at rising edge of CLK combined with high state of INIT signal and low state of DONE signal at rising edge of CLK enables auto increment of internal address counter.
OVERFLOW_O	Overflow output. Only valid when in auto increment mode. High state indicates internal address counter has reached the last address.
ERROR[3-0]	ECC output. Following a read or auto increment read operation, high state indicates the error correction circuit detected and corrected an error. One error flag per 16Mb MRAM.
TESTINL[11-1]	These signals are used for manufacturing test only. They must be connected to V_{SS}.
TESTINH1	This signals is used for manufacturing test only. It must be connected to V_{DDIO}.
TESTOUT[24-1]	These signals are used for manufacturing test only. They must be left unconnected.
V_{DDIO}	Power input. Supplies power for the I/O and can be either 2.5V or 3.3V nominally.
V_{DDD}	Power input. Supplies power for the MRAM core and must be 3.3V nominally.
V_{SS}	Ground

APPENDIX A

Appendix A forms a part of SMD 5962-14230

FUNCTIONAL ALGORITHMS

A.1 SCOPE

A.1.1 Scope. Functional algorithms are test patterns which define the exact sequence of events used to verify proper operation of a random access memory (RAM). Each algorithm serves a specific purpose for the testing of the device. It is understood that all manufacturers do not have the same test equipment; therefore, it becomes the responsibility of each manufacturer to guarantee that the test patterns described herein are followed as closely as possible, or equivalent patterns be used that serve the same purpose. Each manufacturer should demonstrate that this condition will be met. Algorithms shall be applied to the device in a topologically pure fashion. This appendix is a mandatory part of the specification. The information contained herein is intended for compliance.

A.1.1.1 Functional Test Conditions. VIH and VIL levels during functional testing shall comply with the requirements of 3.2.8 herein.

A.1.1.2 Functional Test Sequence. Functional test patterns may be performed in any order.

A.2 APPLICABLE DOCUMENTS. This section is not applicable to this appendix.

A.3 ALGORITHMS

A.3.1 Algorithm A (pattern 1).

A.3.1.1 Checkerboard, checkerboard-bar.

Step 1.	Load memory with a checkerboard data pattern by incrementing from location 0 to maximum.
Step 2.	Read memory, verifying the output checkerboard pattern by incrementing from location 0 to maximum.
Step 3.	Load memory with a checkerboard-bar pattern by incrementing from location 0 to maximum.
Step 4.	Read memory, verifying the output checkerboard-bar pattern by incrementing from location 0 to maximum.

A.3.2 Algorithm B (pattern 2).

A.3.2.1 March.

Step 1.	Increment address from minimum to maximum writing each address with solid 0.
Step 2.	Increment address from minimum to maximum while performing 2a and 2b.
Step 2a.	Read and verify an address.
Step 2b.	Write the address with complement data.
Step 3.	Increment address from minimum to maximum while performing 3a.
Step 3a.	Read and verify an address.
Step 4.	Increment address from minimum to maximum while performing 4a, 4b, 4c, and 4d.
Step 4a.	Read and verify the address.
Step 4b.	Write the address with complement data.
Step 4c.	Read and verify the address
Step 4d.	Write the address with complement data.
Step 5.	Decrement address from maximum to minimum while performing 5a and 5b.
Step 5a.	Read and verify the address.
Step 5b.	Write the address with complement data.
Step 6.	Decrement address from maximum to minimum while performing 6a, 6b, 6c, and 6d.
Step 6a.	Read and verify the address.
Step 6b.	Write the address with complement data.
Step 6c.	Read and verify the address
Step 6d.	Write the address with complement data.
Step 7.	Decrement address from maximum to minimum while performing 7a.
Step 7a.	Read and verify an address.

A.3.3 Algorithm C (pattern 3).

A.3.3.1 Solids.

Step1.	Write x00 data pattern to all addresses from minimum to maximum.
Step 2.	Read and verify x00 data pattern at all addresses.
Step 3.	Write xFF data pattern to all addresses from minimum to maximum.
Step 4.	Read and verify xFF data pattern at all addresses.

A.3.4 Algorithm D (pattern 4).

A.3.4.1 Control signals functional Verification.

Each test performed independently.
OE: Output Driver Truth Table
CE_B: Chip Disable
AI_X8: Auto Increment x8 Mode
AI_X16: Auto Increment x16 Mode

A.3.5 Other Functional Testing.

A.3.5.1 Voltage Regulator tests. See paragraph 3.2.8.1.

A.3.5.2 Error Correction Circuitry (ECC) tests. See paragraph 3.2.8.2.

A.3.5.3 Non-Volatility tests. See paragraph 3.2.8.3.

STANDARD MICROCIRCUIT DRAWING BULLETIN

DATE: 15-01-05

Approved sources of supply for SMD 5962-14230 are listed below for immediate acquisition information only and shall be added to MIL-HDBK-103 and QML-38535 during the next revision. MIL-HDBK-103 and QML-38535 will be revised to include the addition or deletion of sources. The vendors listed below have agreed to this drawing and a certificate of compliance has been submitted to and accepted by DLA Land and Maritime-VA. This information bulletin is superseded by the next dated revision of MIL-HDBK-103 and QML-38535. DLA Land and Maritime maintains an online database of all current sources of supply at http://www.landandmaritime.dla.mil/Programs/Smcr/.

Standard microcircuit drawing PIN 1/	Vendor CAGE number	Vendor similar PIN 2/
5962H1423001VXC	34168	HXNV06400BVH
5962H1423001QXC	34168	HXNV06400BWH

1/ The lead finish shown for each PIN representing a hermetic package is the most readily available from the manufacturer listed for that part. If the desired lead finish is not listed contact the vendor to determine its availability.

2/ Caution. Do not use this number for item acquisition. Items acquired to this number may not satisfy the performance requirements of this drawing.

Vendor CAGE number	Vendor name and address
34168	Honeywell Aerospace 12001 Highway 55 Plymouth, MN 55441

The information contained herein is disseminated for convenience only and the Government assumes no liability whatsoever for any inaccuracies in the information bulletin.