

# 35FS4500-35FS6500-ASILB

Grade 0 safety power system basis chip with CAN FD transceiver

Rev. 3 — 5 August 2024

Product data sheet



## 1 General description

The 35FS4500/35FS6500 ASIL B SMARTMOS devices are a multi-output, power supply, integrated circuit, including CAN Flexible Data (FD) transceiver, dedicated to the automotive market.

Multiple switching and linear voltage regulators, including low-power mode (32  $\mu$ A) are available with various wake-up capabilities. An advanced power management scheme is implemented to maintain high efficiency over a wide range of input voltages (down to 2.7 V) and output current ranges (up to 1.5 A).

The 35FS4500/35FS6500 ASIL B includes configurable fail-safe/fail silent safety behavior and features, with two fail-safe outputs, becoming a full part of a safety oriented system partitioning, to reach a high integrity safety level (up to ASIL B).

The built-in CAN FD interface fulfills the ISO 11898-2<sup>(11)</sup> and -5<sup>(12)</sup> standards.

High temperature capability up to  $T_A = 150\text{ }^{\circ}\text{C}$  and  $T_J = 175\text{ }^{\circ}\text{C}$ , compliant with AEC-Q100 Grade 0 automotive qualification.

## 2 Features and benefits


- Battery voltage sensing and MUX output pin
- Highly flexible SMPS pre-regulator, allowing two topologies: non-inverting buck-boost and standard buck
- Family of devices to supply MCU core from 1.0 V to 5.0 V, with SMPS (0.8 A or 1.5 A) or LDO (0.5 A)
- Linear voltage regulator dedicated to auxiliary functions, or to sensor supply ( $V_{CCA}$  tracker or independent), 5.0 V, or 3.3 V
- Linear voltage regulator dedicated to MCU Analog/Digital (A/D) reference voltage or I/Os supply ( $V_{CCA}$ ), 5.0 V, or 3.3 V
- 3.3 V keep alive memory supply available in low-power mode
- Long duration timer, counting up to 6 months with 1.0 s resolution
- Multiple wake-up sources in low-power mode: CAN, I/Os, LDT
- Five configurable I/Os



### 3 Applications

- $T_A$  up to 150 °C and  $T_J$  up to 175 °C
- Drive Train Electrification (BMS, Hybrid EV and HEV, Inverter, DC-DC, Alternator Starter)
- Drive Train - Chassis and Safety (Active Suspension, Steering, Safety Domain Gateway)
- Power Train (EMS, TCU, Gear Box)
- ADAS (LDW, Radar, Sensor Fusion Safety area)
- On board charger
- Motor control

### 4 Simplified application diagrams






Figure 2. 35FS4500C simplified application diagram - buck boost configuration - FS1B

## 5 Ordering information

### 5.1 Part number definition

MC35FS c 5 x y z AE/R2

Table 1. Part number breakdown

| Code | Option   | Variable                  | Description    |
|------|----------|---------------------------|----------------|
| c    | 4 series | V <sub>CORE</sub> type    | Linear         |
|      | 6 series |                           | DC-DC          |
| x    | 0        | V <sub>CORE</sub> current | 0.5 A or 0.8 A |
|      | 1        |                           | 1.5 A          |
|      | 5        |                           | None           |
| y    | 6        | Functions                 | FS1B           |
|      | 7        |                           | LDT            |
|      | 8        |                           | FS1B and LDT   |
|      | N        |                           | None           |
| z    | C        | Physical interface        | CAN FD         |
|      |          |                           |                |

5.2 Part numbers list

Table 2. Orderable part variations

| Part Number   | Temperature (T <sub>A</sub> ) | Package                 | FS1B | LDT | VCORE | VCORE type | VKAM On | CAN FD | ASIL | Notes |
|---------------|-------------------------------|-------------------------|------|-----|-------|------------|---------|--------|------|-------|
| MC35FS4505NAE | -40 °C to 150 °C              | 48-pin LQFP exposed pad | 0    | 0   | 0.5 A | Linear     | by SPI  | 0      | B    | [1]   |
| MC35FS4505CAE |                               |                         | 0    | 0   | 0.5 A | Linear     | by SPI  | 1      | B    |       |
| MC35FS4506NAE |                               |                         | 1    | 0   | 0.5 A | Linear     | by SPI  | 0      | B    |       |
| MC35FS4506CAE |                               |                         | 1    | 0   | 0.5 A | Linear     | by SPI  | 1      | B    |       |
| MC35FS4507NAE |                               |                         | 0    | 1   | 0.5 A | Linear     | by SPI  | 0      | B    |       |
| MC35FS4507CAE |                               |                         | 0    | 1   | 0.5 A | Linear     | by SPI  | 1      | B    |       |
| MC35FS4508NAE |                               |                         | 1    | 1   | 0.5 A | Linear     | by SPI  | 0      | B    |       |
| MC35FS4508CAE |                               |                         | 1    | 1   | 0.5 A | Linear     | by SPI  | 1      | B    |       |
| MC35FS6505NAE |                               |                         | 0    | 0   | 0.8 A | DC-DC      | by SPI  | 0      | B    |       |
| MC35FS6505CAE |                               |                         | 0    | 0   | 0.8 A | DC-DC      | by SPI  | 1      | B    |       |
| MC35FS6506NAE |                               |                         | 1    | 0   | 0.8 A | DC-DC      | by SPI  | 0      | B    |       |
| MC35FS6506CAE |                               |                         | 1    | 0   | 0.8 A | DC-DC      | by SPI  | 1      | B    |       |
| MC35FS6507NAE |                               |                         | 0    | 1   | 0.8 A | DC-DC      | by SPI  | 0      | B    |       |
| MC35FS6507CAE |                               |                         | 0    | 1   | 0.8 A | DC-DC      | by SPI  | 1      | B    |       |
| MC35FS6508NAE |                               |                         | 1    | 1   | 0.8 A | DC-DC      | by SPI  | 0      | B    |       |
| MC35FS6508CAE |                               |                         | 1    | 1   | 0.8 A | DC-DC      | by SPI  | 1      | B    |       |
| MC35FS6515NAE |                               |                         | 0    | 0   | 1.5 A | DC-DC      | by SPI  | 0      | B    |       |
| MC35FS6515CAE |                               |                         | 0    | 0   | 1.5 A | DC-DC      | by SPI  | 1      | B    |       |
| MC35FS6516NAE |                               |                         | 1    | 0   | 1.5 A | DC-DC      | by SPI  | 0      | B    |       |
| MC35FS6516CAE |                               |                         | 1    | 0   | 1.5 A | DC-DC      | by SPI  | 1      | B    |       |
| MC35FS6517NAE |                               |                         | 0    | 1   | 1.5 A | DC-DC      | by SPI  | 0      | B    |       |
| MC35FS6517CAE |                               |                         | 0    | 1   | 1.5 A | DC-DC      | by SPI  | 1      | B    |       |
| MC35FS6518NAE |                               |                         | 1    | 1   | 1.5 A | DC-DC      | by SPI  | 0      | B    |       |
| MC35FS6518CAE |                               |                         | 1    | 1   | 1.5 A | DC-DC      | by SPI  | 1      | B    |       |

[1] To order parts in tape and reel, add the R2 suffix to the part number.

6 Block diagram




Figure 3. 35FS4500/35FS6500 with CAN simplified internal block diagram

7 Pinning information

7.1 Pinning information




Figure 4. 35FS6500 pinout with CAN and FS1B




Figure 5. 35FS6500 pinout without CAN




Figure 6. 35FS4500 pinout with CAN and FS1B

## 7.2 Pin description

A functional description of each pin can be found in the full data sheet.

Table 3. 35FS4500/35FS6500 pin definition

| Pin number | Pin name  | Type                  | Definition   |
|------------|-----------|-----------------------|--|
| 1          | VSUP1     | A_IN                  | Power supply of the device. An external reverse battery protection diode in series is mandatory  |
| 2          | VSUP2     | A_IN                  | Second power supply. Protected by the external reverse battery protection diode used for VSUP1. VSUP1 and VSUP2 must be connected together externally.   |
| 3          | VSENSE    | A_IN                  | Sensing of the battery voltage. Must be connected prior to the reverse battery protection diode.   |
| 4          | VSUP3     | A_IN                  | Third power supply dedicated to the device supply. Protected by the external reverse battery protection diode used for VSUP1. Must be connected between the reverse protection diode and the input PI filter.  |
| 5          | FS1B      | D_OUT                 | Second output of the safety block (active low). The pin is asserted low at start-up and when a fault condition is detected, with a configurable delay or duration versus FS0B output terminal. Open drain structure.   |
| 6          | GND_COM   | GROUND                | Dedicated ground for physical layers   |
| 7          | CAN_5V    | A_OUT                 | Output voltage for the embedded CAN FD interface   |
| 8          | CANH      | A_IN/OUT              | CAN output high. If CAN function is not used, this pin must be left open.  |
| 9          | CANL      | A_IN/OUT              | CAN output low. If CAN function is not used, this pin must be left open.   |
| 10         | IO_4      | D_IN<br>A_OUT         | Can be used as digital input (load dump proof) with wake-up capability or as an output gate driver<br><b>Digital input:</b> Pin status can be read through the SPI. Can be used to monitor error signals from another IC for safety purposes (when used with IO_5).<br><b>Wake-up capability:</b> Can be selectable to wake-up on edges or levels.<br><b>Output gate driver:</b> Can drive a logic level low-side NMOS transistor. Controlled by the SPI.  |
| 11         | IO_5/VKAM | A_IN<br>D_IN<br>A_OUT | Can be used as digital input with wake-up capability or as an analog output providing keep alive memory supply in low-power mode.<br><b>Analog input:</b> Pin status can be read through the MUX output terminal<br><b>Digital input:</b> Pin status can be read through the SPI. Can be used to monitor error signals from another IC for safety purposes (when used with IO_4).<br><b>Wake-up capability:</b> Can be selectable to wake-up on edges or levels.<br><b>Supply output:</b> Provide keep alive memory supply in low-power mode |
| 12         | IO_0      | A_IN<br>D_IN          | Can be used as analog or digital input (load dump proof) with wake-up capability (selectable)<br><b>Analog input:</b> Pin status can be read through the MUX output terminal<br><b>Digital input:</b> Pin status can be read through the SPI.<br><b>Wake-up capability:</b> Can be selectable to wake-up on edges or levels.   |
| 13         | FCRBM     | A_IN                  | Feedback core resistor bridge monitoring: For safety purposes, this pin is used to monitor the middle point of a redundant resistor bridge connected on V <sub>CORE</sub> (in parallel to the one used to set the V <sub>CORE</sub> voltage). If not used, this pin must be connected directly to FB_CORE.   |
| 14         | FS0B      | D_OUT                 | First output of the safety block (active low). The pin is asserted low at start-up and when a fault condition is detected. Open drain structure.   |



Table 3. 35FS4500/35FS6500 pin definition...continued

| Pin number | Pin name  | Type     | Definition   |
|------------|-----------|----------|--|
| 15         | DEBUG     | D_IN     | Debug mode entry input   |
| 16         | AGND      | GROUND   | Analog ground connection   |
| 17         | MUX_OUT   | A_OUT    | Multiplexed output to be connected to a MCU ADC. Selection of the analog parameter is available at MUX-OUT through the SPI.  |
| 18<br>19   | IO_2:3    | D_IN     | Digital input pin with wake-up capability (logic level compatible)<br><b>Digital input:</b> Pin status can be read through the SPI.<br><b>Wake-up capability:</b> Can be selectable to wake-up on edges or levels.             |
| 20         | TXD       | D_IN     | Transceiver input from the MCU which controls the state of the CAN-bus. Internal pull-up to VDDIO.<br>If CAN function is not used, this pin must be left open.   |
| 21         | RXD       | D_OUT    | Receiver output which reports the state of the CAN-bus to the MCU<br>If CAN function is not used, this pin must be left open.  |
| 22         | VPU_FS    | A_OUT    | Pull-up output for FS1B function. If FS1B function is not used, this pin must be left open.  |
| 23         | NC        | N/A      | Not connected. Pin must be left open.  |
| 24         | RSTB      | D_OUT    | This output is asserted low when the safety block reports a failure. The main function is to reset the MCU. Reset input voltage is also monitored in order to detect external reset and fault condition. Open drain structure. |
| 25         | MISO      | D_OUT    | SPI bus. Primary input secondary output  |
| 26         | MOSI      | D_IN     | SPI bus. Primary output secondary input  |
| 27         | SCLK      | D_IN     | SPI Bus. Serial clock  |
| 28         | NCS       | D_IN     | Not chip select (active low)   |
| 29         | INTB      | D_OUT    | This output pin generates a low pulse when an Interrupt condition occurs. Pulse duration is configurable. Internal pull-up to VDDIO.   |
| 30         | VDDIO     | A_IN     | Input voltage for MISO output buffer. Allows voltage compatibility with MCU I/Os.  |
| 31         | SELECT    | D_IN     | Hardware selection pin for VAUX and VCCA output voltages   |
| 32         | FB_CORE   | A_IN     | VCORE voltage feedback. Input of the error amplifier.  |
| 33         | COMP_CORE | A_OUT    | Compensation network. Output of the error amplifier.<br>For FS4500 series, this pin must be left open (NC).  |
| 34         | VCORE_SNS | A_IN     | VCORE input voltage sense  |
| 35         | SW_CORE   | A_OUT    | VCORE output switching point for FS6500 series   |
|            | or VCORE  | A_OUT    | VCORE output voltage for FS4500 series   |
| 36         | BOOT_CORE | A_IN/OUT | Bootstrap capacitor for VCORE internal NMOS gate drive<br>For FS4500 series, this pin must be left open (NC).  |
| 37         | VPRE      | A_IN     | VPRE input voltage sense   |
| 38         | VAUX      | A_OUT    | VAUX output voltage. External PNP ballast transistor. Collector connection   |
| 39         | VAUX_B    | A_OUT    | VAUX voltage regulator. External PNP ballast transistor. Base connection   |
| 40         | VAUX_E    | A_OUT    | VAUX voltage regulator. External PNP ballast transistor. Emitter connection  |
| 41         | VCCA_E    | A_OUT    | VCCA voltage regulator. External PNP ballast transistor. Emitter connection  |

Table 3. 35FS4500/35FS6500 pin definition...continued

| Pin number | Pin name | Type     | Definition   |
|------------|----------|----------|--|
| 42         | VCCA_B   | A_OUT    | VCCA voltage regulator. External PNP ballast transistor. Base connection   |
| 43         | VCCA     | A_OUT    | VCCA output voltage. External PNP ballast transistor. Collector connection |
| 44         | GATE_LS  | A_OUT    | Low-side MOSFET gate drive for non-inverting buck-boost configuration      |
| 45         | DGND     | GROUND   | Digital ground connection  |
| 46         | BOOT_PRE | A_IN/OUT | Bootstrap capacitor for the VPRE internal NMOS gate drive                  |
| 47         | SW_PRE2  | A_OUT    | Second pre-regulator output switching point                                |
| 48         | SW_PRE1  | A_OUT    | First pre-regulator output switching point                                 |

## 8 Maximum ratings

Table 4. Maximum ratings

All voltages are with respect to ground, unless otherwise specified. Exceeding these ratings may cause a malfunction or permanent damage to the device.

| Symbol                 | Ratings  | Value       | Unit | Notes |
|------------------------|--|-------------|------|-------|
| Electrical ratings     |  |             |      |       |
| V <sub>SUP1/2/3</sub>  | DC voltage at power supply pins                                  | −1.0 to 40  | V    | [1]   |
| V <sub>SENSE</sub>     | DC voltage at battery sense pin (with ext R in series mandatory) | −14 to 40   | V    |       |
| V <sub>SW1,2</sub>     | DC voltage at SW_PRE1 and SW_PRE2 Pins                           | −1.0 to 40  | V    |       |
| V <sub>PRE</sub>       | DC voltage at VPRE Pin   | −0.3 to 8   | V    |       |
| V <sub>GATE_LS</sub>   | DC voltage at Gate_LS pin  | −0.3 to 8   | V    |       |
| V <sub>BOOT_PRE</sub>  | DC voltage at BOOT_PRE pin                                       | −1.0 to 50  | V    |       |
| V <sub>SW_CORE</sub>   | DC voltage at SW_CORE pin  | −1.0 to 8   | V    |       |
| V <sub>CORE_SNS</sub>  | DC voltage at V <sub>CORE_SNS</sub> pin                          | 0.0 to 8    | V    |       |
| V <sub>BOOT_CORE</sub> | DC voltage at BOOT_CORE pin                                      | 0.0 to 15   | V    |       |
| V <sub>FB_CORE</sub>   | DC voltage at FB_CORE pin  | −0.3 to 2.5 | V    |       |
| V <sub>COMP_CORE</sub> | DC voltage at COMP_CORE pin                                      | −0.3 to 2.5 | V    |       |
| V <sub>FCRBM</sub>     | DC voltage at FCRBM pin  | −0.3 to 8   | V    |       |
| V <sub>AUX_B,E</sub>   | DC voltage at VAUX_B, VAUX_E pins                                | −0.3 to 40  | V    |       |
| V <sub>AUX</sub>       | DC voltage at VAUX pin   | −2.0 to 40  | V    |       |
| V <sub>CCA_B,E</sub>   | DC voltage at VCCA_B, VCCA_E pins                                | −0.3 to 8   | V    |       |
| V <sub>CCA</sub>       | DC voltage at VCCA pin   | −0.3 to 8   | V    |       |
| V <sub>DDIO</sub>      | DC voltage at VDDIO pin  | −0.3 to 8   | V    |       |
| V <sub>CAN_5V</sub>    | DC voltage on CAN_5V pin   | −0.3 to 8   | V    |       |
| V <sub>PU_FS</sub>     | DC voltage at VPU_FS pin   | −0.3 to 8   | V    |       |
| V <sub>FSxB</sub>      | DC voltage at FS0B, FS1B pins (with ext R in series mandatory)   | −0.3 to 40  | V    |       |
| V <sub>DEBUG</sub>     | DC voltage at DEBUG pin  | −0.3 to 40  | V    |       |
| V <sub>IO_0,4</sub>    | DC voltage at IO_0, IO_4 pins (with ext R in series mandatory)   | −0.3 to 40  | V    |       |
| V <sub>IO_5</sub>      | DC voltage at IO_5 pin   | −0.3 to 20  | V    |       |
| V <sub>KAM</sub>       | DC voltage at VKAM pin   | −0.3 to 8   | V    |       |

**Table 4. Maximum ratings ...continued**

All voltages are with respect to ground, unless otherwise specified. Exceeding these ratings may cause a malfunction or permanent damage to the device.

| Symbol  | Ratings   | Value       | Unit | Notes |
|---|---|-------------|------|-------|
| V <sub>DIG</sub>  | DC voltage at INTB, RSTB, MISO, MOSI, NCS, SCLK, MUX_OUT, RXD, TXD, IO_2, IO_3 pins | −0.3 to 8   | V    |       |
| V <sub>SELECT</sub>   | DC voltage at SELECT pin  | −0.3 to 8   | V    |       |
| V <sub>BUS_CAN</sub>  | DC voltage on CANL, CANH pins   | −27 to 40   | V    |       |
| I <sub>Isense</sub>   | V <sub>SENSE</sub> maximum current capability                                       | −5.0 to 5.0 | mA   |       |
| I <sub>IO<sub>0, 4, 5</sub></sub>                                     | IOs maximum current capability (IO_0, IO_4, IO_5)                                   | −5.0 to 5.0 | mA   |       |
| <b>ESD voltage</b>  |   |             |      |       |
| <b>Human body model (JESD22/A114)<sup>(18)</sup> – 100 pF, 1.5 kΩ</b> |   |             |      |       |
| V <sub>ESD-HBM1</sub>   | • All pins  | ±2.0        | kV   | [2]   |
| V <sub>ESD-HBM2</sub>   | • VSUP1, 2, 3, VSENSE, VAUX, IO_0,4, FS0B, FS1B, DEBUG                              | ±4.0        | kV   |       |
| V <sub>ESD-HBM3</sub>   | • CANH, CANL  | ±6.0        | kV   |       |
| <b>Charge device model (JESD22/C101)<sup>(19)</sup>:</b>              |   |             |      |       |
| V <sub>ESD-CDM1</sub>   | • All pins  | ±500        | V    |       |
| V <sub>ESD-CDM2</sub>   | • Corner pins   | ±750        | V    |       |
| <b>System level ESD (gun test)</b>                                    |   |             |      |       |
|   | • VSUP1, 2, 3, VSENSE, VAUX, IO_0, 4, 5, FS0B, FS1B                                 |             |      |       |
| V <sub>ESD-GUN1</sub>   | 330 Ω/150 pF unpowered according to IEC 61000-4-2: <sup>(15)</sup>                  | ±8.0        | kV   |       |
| V <sub>ESD-GUN2</sub>   | 330 Ω/150 pF unpowered according to OEM, CAN, FlexRay Conformance                   | ±8.0        | kV   |       |
| V <sub>ESD-GUN3</sub>   | 2.0 kΩ/150 pF unpowered according to ISO 10605 <sup>(14)</sup>                      | ±8.0        | kV   |       |
| V <sub>ESD-GUN4</sub>   | 2.0 kΩ/330 pF powered according to ISO 10605 <sup>(14)</sup>                        | ±8.0        | kV   |       |
|   | • CANH, CANL  |             |      |       |
| V <sub>ESD-GUN5</sub>   | 330 Ω/150 pF unpowered according to IEC 61000-4-2: <sup>(15)</sup>                  | ±15.0       | kV   |       |
| V <sub>ESD-GUN6</sub>   | 330 Ω/150 pF unpowered according to OEM, CAN, FlexRay Conformance                   | ±12.0       | kV   |       |
| V <sub>ESD-GUN7</sub>   | 2.0 kΩ/150 pF unpowered according to ISO 10605 <sup>(14)</sup>                      | ±15.0       | kV   |       |
| V <sub>ESD-GUN8</sub>   | 2.0 kΩ/330 pF powered according to ISO 10605 <sup>(14)</sup>                        | ±12.0       | kV   |       |
| <b>Thermal ratings</b>  |   |             |      |       |
| T <sub>A</sub>  | Ambient temperature   | −40 to 150  | °C   |       |
| T <sub>J</sub>  | Junction temperature  | −40 to 175  | °C   |       |
| T <sub>STG</sub>  | Storage temperature   | −55 to 150  | °C   |       |
| <b>Thermal resistance</b>   |   |             |      |       |
| R <sub>θJA</sub>  | Thermal resistance junction to ambient  | 30          | °C/W | [3]   |
| R <sub>θJCTOP</sub>   | Thermal resistance junction to case top   | 23.8        | °C/W | [4]   |
| R <sub>θJCBOTTOM</sub>  | Thermal resistance junction to case bottom  | 0.9         | °C/W | [5]   |

[1] All V<sub>SUPs</sub> (V<sub>SUP1/2/3</sub>) must be connected to the same supply (Figure 63).

[2] Compared to AGND.

[3] Per JEDEC JESD51-6<sup>(16)</sup> with the board (JESD51-7)<sup>(17)</sup> horizontal.

[4] Thermal resistance between the die and the case top surface as measured by the cold plate method (MIL SPEC - 883 Method 1012.1)<sup>(20)</sup>.

[5] Thermal resistance between the die and the solder pad on the bottom of the packaged based on simulation without any interface resistance.

## 9 Static electrical characteristics

**Table 5. Static electrical characteristics**

$T_A = -40\text{ }^{\circ}\text{C}$  to  $150\text{ }^{\circ}\text{C}$ , unless otherwise specified.  $V_{SUP} = V_{SUP\_UV\_L}$  to 36 V, unless otherwise specified. All voltages referenced to ground. When  $28\text{ V} < V_{SUP} < 36\text{ V}$ , thermal dissipation must be considered (see [Figure 27](#)).

| Symbol  | Parameter   | Min.               | Typ.                                  | Max. | Unit          | Notes |
|---|---|--------------------|---------------------------------------|------|---------------|-------|
| <b>Power supply</b>                               |   |                    |                                       |      |               |       |
| $I_{SUP123}$                                      | Power supply current in normal mode   | —                  | —                                     | 15.0 | mA            |       |
| $I_{SUP3}$  | Power supply current for $V_{SUP3}$ in normal mode  | —                  | 3.5                                   | 5.0  | mA            |       |
| $I_{SUP\_LPOFF1}$                                 | Power supply current in LPOFF ( $V_{SUP} = 14\text{ V}$ at $T_A = 25\text{ }^{\circ}\text{C}$ ) | —                  | 32                                    | —    | $\mu\text{A}$ | [1]   |
| $I_{SUP\_LPOFF2}$                                 | Power supply current in LPOFF ( $V_{SUP} = 18\text{ V}$ at $T_A = 80\text{ }^{\circ}\text{C}$ ) | —                  | 42                                    | 60   | $\mu\text{A}$ |       |
| $V_{SNS\_UV}$                                     | Power supply undervoltage warning   | 7.0                | 8.0                                   | 9.0  | V             |       |
| $V_{SNS\_UV\_HYST}$                               | Power supply undervoltage warning hysteresis  | 0.1                | —                                     | 0.52 | V             |       |
| $V_{SUP\_IPFF}$                                   | $I_{PFF}$ input voltage detection   | 21                 | —                                     | 27   | V             |       |
| $V_{SUP\_IPFF\_HYST}$                             | $I_{PFF}$ input voltage hysteresis  | 0.2                | —                                     | —    | V             |       |
| $V_{SUP\_UV\_7}$                                  | Power supply undervoltage lockout (power up)  | 7.0                | —                                     | 8.2  | V             |       |
| $V_{SUP\_UV\_5}$                                  | Power supply undervoltage lockout (power up)  | —                  | —                                     | 5.6  | V             |       |
| $V_{SUP\_UV\_L}$                                  | Power supply undervoltage lockout (falling — boost configuration)                               | —                  | —                                     | 2.7  | V             |       |
| $V_{SUP\_UV\_L\_B}$                               | Power supply undervoltage lockout (falling — buck configuration)                                | —                  | —                                     | 4.5  | V             | [2]   |
| $V_{SUP\_UV\_LPOFF}$                              | Power supply undervoltage lockout in LPOFF  | —                  | —                                     | 4.5  | V             | [3]   |
| $V_{SUP\_UV\_HYST}$                               | Power supply undervoltage lockout hysteresis  | —                  | 0.1                                   | —    | V             | [4]   |
| <b><math>V_{PRE}</math> voltage pre-regulator</b> |   |                    |                                       |      |               |       |
| $V_{PRE}$   | $V_{PRE}$ output voltage  |                    |                                       |      | V             |       |
|   | • Buck mode ( $V_{SUP} > V_{SUP\_UV\_7}$ )  | 6.25               | —                                     | 6.75 |               |       |
|   | • Buck mode ( $V_{SUP\_UV\_7} \geq V_{SUP} \geq 4.5\text{ V}$ )                                 | $V_{PRE\_UV\_4P3}$ | $V_{SUP} - R_{DS(on)\_PRE} * I_{PRE}$ | —    |               |       |
|   | • Boost mode ( $V_{SUP} \geq 2.7\text{ V}$ )  | 6.0                | —                                     | 7.0  |               |       |
| $I_{PRE}$   | $V_{PRE}$ maximum output current capability   |                    |                                       |      | A             | [4]   |
|   | • Buck or boost with $V_{SUP} > V_{SUP\_UV\_7}$   | 2.0                | —                                     | —    |               |       |
|   | • Buck with $V_{SUP\_UV\_7} \geq V_{SUP} \geq 4.5\text{ V}$                                     | 0.5                | 2.0                                   | —    |               |       |
|   | • Boost with $V_{SUP\_UV\_7} \geq V_{SUP} \geq 6.0\text{ V}$                                    | 2.0                | —                                     | —    |               |       |
|   | • Boost with $6.0\text{ V} \geq V_{SUP} \geq 4.0\text{ V}$                                      | 1.0                | —                                     | —    |               |       |
|   | • Boost with $4.0\text{ V} \geq V_{SUP} \geq 2.7\text{ V}$                                      | 0.3                | —                                     | —    |               |       |
| $I_{PRE\_LIM1}$                                   | SW_PRE output current limitation in buck-boost mode ( $V_{SUP} \leq 28\text{ V}$ )              | 3.5                | —                                     | —    | A             |       |
| $I_{PRE\_LIM2}$                                   | SW_PRE output current limitation in buck mode ( $V_{SUP} \leq 28\text{ V}$ )                    | 2.5                | —                                     | —    | A             |       |
| $I_{PRE\_OC}$                                     | SW_PRE overcurrent detection threshold in buck mode ( $V_{SUP} \leq 28\text{ V}$ )              | 4.5                | —                                     | —    | A             |       |
| $V_{PRE\_UV}$                                     | $V_{PRE}$ undervoltage detection threshold (falling)  | 5.5                | —                                     | 6.0  | V             |       |
| $V_{PRE\_UV\_HYST}$                               | $V_{PRE}$ undervoltage hysteresis   | 0.05               | —                                     | 0.15 | V             | [5]   |
| $V_{PRE\_UV\_4P3}$                                | $V_{PRE}$ shut-off threshold (falling — buck and buck/boost)                                    | 4.1                | —                                     | 4.5  | V             |       |

**Table 5. Static electrical characteristics ...continued**

$T_A = -40\text{ }^{\circ}\text{C}$  to  $150\text{ }^{\circ}\text{C}$ , unless otherwise specified.  $V_{SUP} = V_{SUP\_UV\_L}$  to  $36\text{ V}$ , unless otherwise specified. All voltages referenced to ground. When  $28\text{ V} < V_{SUP} < 36\text{ V}$ , thermal dissipation must be considered (see [Figure 27](#)).

| Symbol   | Parameter   | Min.             | Typ.        | Max.              | Unit               | Notes |
|--|---|------------------|-------------|-------------------|--------------------|-------|
| $V_{PRE\_UV\_4P3\_HYST}$                       | $V_{PRE}$ shut-off hysteresis   | 0.05             | —           | 0.15              | V                  | [5]   |
| $R_{DS(on)\_PRE}$                              | $V_{PRE}$ pass transistor on resistance with $V_{SUP} \leq 28\text{ V}$   | —                | —           | 200               | m $\Omega$         |       |
| $L_{IR\_VPRE}$                                 | $V_{PRE}$ line regulation   | —                | 20          | —                 | mV                 | [5]   |
| $LOR_{VPRE\_BUCK}$                             | $V_{PRE}$ load regulation for $C_{OUT\_VPRE} = 57\text{ }\mu\text{F}$<br>• $I_{PRE}$ from 50 mA to 2.0 A - buck mode  | —                | 100         | —                 | mV                 | [5]   |
| $LOR_{VPRE\_BOOST}$                            | $V_{PRE}$ load regulation for $C_{OUT\_VPRE} = 57\text{ }\mu\text{F}$<br>• $I_{PRE}$ from 50 mA to 2.0 A - boost mode   | —                | 500         | —                 | mV                 | [5]   |
| $V_{PRE\_LL\_H}$<br>$V_{PRE\_LL\_L}$           | $V_{PRE}$ pulse skipping thresholds   | —<br>—           | 200<br>180  | —<br>—            | mV                 |       |
| $T_{WARN\_PRE}$                                | $V_{PRE}$ thermal warning threshold   | —                | 125         | —                 | $^{\circ}\text{C}$ |       |
| $T_{SD\_PRE}$                                  | $V_{PRE}$ thermal shutdown threshold  | 180              | —           | —                 | $^{\circ}\text{C}$ |       |
| $T_{SD\_PRE\_HYST}$                            | $V_{PRE}$ thermal shutdown hysteresis   | —                | 10          | —                 | $^{\circ}\text{C}$ | [5]   |
| $V_{G\_LS\_OH}$                                | LS gate driver high output voltage ( $I_{OUT} = 50\text{ mA}$ )   | $V_{PRE} - 1$    | —           | $V_{PRE}$         | V                  |       |
| $V_{G\_LS\_OL}$                                | LS gate driver low level ( $I_{OUT} = 50\text{ mA}$ )   | —                | —           | 0.5               | V                  |       |
| $I_{G\_LS}$                                    | LS gate driver current capability   | —                | 300         | —                 | mA                 |       |
| $R_{G\_SHORT}$                                 | GATE_LS pin short to GND resistance to detect buck mode only  | —                | —           | 10                | $\Omega$           |       |
| <b><math>V_{core}</math> voltage regulator</b> |   |                  |             |                   |                    |       |
| $V_{CORE\_FB}$                                 | $V_{CORE}$ feedback input voltage   | 0.784            | 0.8         | 0.816             | V                  |       |
| $I_{PD\_CORE}$                                 | $V_{CORE}$ internal pull-down current (active when $V_{CORE}$ is enabled)   | 5.0              | 12          | 25                | mA                 |       |
| $I_{CORE}$                                     | $V_{CORE}$ output current capability in normal mode<br>• FS450x<br>• FS650x<br>• FS651x   | —<br>—<br>—      | —<br>—<br>— | 0.5<br>0.8<br>1.5 | A                  |       |
| $I_{CORE\_LIM}$                                | $V_{CORE}$ output current limitation<br>• FS450x<br>• FS650x<br>• FS651x  | 0.55<br>1<br>1.8 | —<br>—<br>— | 1.7<br>2<br>2.8   | A                  |       |
| $R_{DS(on)\_CORE}$                             | $V_{CORE}$ pass transistor on resistance  | —                | —           | 200               | m $\Omega$         |       |
| FS65_<br>$LOR_{VCORE\_1.2}$                    | $V_{CORE}$ transient load regulation – 1.2 V range<br>$C_{OUT\_VCORE} = 40\text{ }\mu\text{F}$ , $I_{CORE} = 10\text{ mA}$ to 1.5 A, $dI_{CORE}/dt \leq 2.0\text{ A}/\mu\text{s}$ | –60              | —           | 60                | mV                 | [4]   |
| FS65_<br>$LOR_{VCORE\_3.3}$                    | $V_{CORE}$ transient load regulation – 3.3 V range<br>$C_{OUT\_VCORE} = 40\text{ }\mu\text{F}$ , $I_{CORE} = 10\text{ mA}$ to 1.5 A, $dI_{CORE}/dt \leq 2.0\text{ A}/\mu\text{s}$ | –100             | —           | 100               | mV                 | [4]   |
| FS65_<br>$LOR_{VCORE\_5}$                      | $V_{CORE}$ transient load regulation – 5.0 V range<br>$C_{OUT\_VCORE} = 20\text{ }\mu\text{F}$ , $I_{CORE} = 10\text{ mA}$ to 0.8 A, $dI_{CORE}/dt \leq 2.0\text{ A}/\mu\text{s}$ | –150             | —           | 150               | mV                 | [4]   |
| FS45_<br>$LOR_{VCORE\_1.2}$                    | $V_{CORE}$ transient load regulation – 1.2 V range<br>$C_{OUT\_VCORE} = 20\text{ }\mu\text{F}$ , $I_{CORE} = 10\text{ mA}$ to 0.2 A, $dI_{CORE}/dt \leq 0.5\text{ A}/\mu\text{s}$ | –60              | —           | 60                | mV                 | [4]   |
| FS45_<br>$LOR_{VCORE\_3.3}$                    | $V_{CORE}$ transient load regulation – 3.3 V range  | –100             | —           | 100               | mV                 | [4]   |

**Table 5. Static electrical characteristics ...continued**

$T_A = -40\text{ }^{\circ}\text{C}$  to  $150\text{ }^{\circ}\text{C}$ , unless otherwise specified.  $V_{SUP} = V_{SUP\_UV\_L}$  to 36 V, unless otherwise specified. All voltages referenced to ground. When  $28\text{ V} < V_{SUP} < 36\text{ V}$ , thermal dissipation must be considered (see [Figure 27](#)).

| Symbol  | Parameter  | Min.   | Typ.                                   | Max.   | Unit               | Notes |
|---|--|--|--|--|--------------------|-------|
|   | $C_{OUT\_V_{CORE}} = 20\text{ }\mu\text{F}$ , $I_{CORE} = 10\text{ mA}$ to $0.35\text{ A}$ , $dI_{CORE}/dt \leq 0.5\text{ A}/\mu\text{s}$  |  |  |  |                    |       |
| FS45_<br>LOR $V_{CORE\_5}$                    | $V_{CORE}$ transient load regulation – 5 V range<br>$C_{OUT\_V_{CORE}} = 20\text{ }\mu\text{F}$ , $I_{CORE} = 10\text{ mA}$ to $0.5\text{ A}$ , $dI_{CORE}/dt \leq 0.5\text{ A}/\mu\text{s}$   | –150   | —                                      | 150  | mV                 | [4]   |
| $V_{CORE\_LL\_H}$<br>$V_{CORE\_LL\_L}$        | $V_{CORE}$ pulse skipping thresholds   | —<br>—   | 180<br>160                             | —<br>—   | mV                 |       |
| $T_{WARN\_CORE}$                              | $V_{CORE}$ thermal warning threshold   | —  | 125                                    | —  | $^{\circ}\text{C}$ |       |
| $T_{SD\_CORE}$                                | $V_{CORE}$ thermal shutdown threshold  | 180  | —                                      | —  | $^{\circ}\text{C}$ |       |
| $T_{SD\_CORE\_HYST}$                          | $V_{CORE}$ thermal shutdown hysteresis   | —  | 10                                     | —  | $^{\circ}\text{C}$ | [4]   |
| <b><math>V_{CCA}</math> voltage regulator</b> |  |  |  |  |                    |       |
| $V_{CCA}$                                     | $V_{CCA}$ output voltage<br>• 5.0 V configuration with Internal ballast at 100 mA<br>• 5.0 V configuration with external ballast at 200 mA<br>• 5.0 V configuration with external ballast at 300 mA<br>• 3.3 V configuration with Internal ballast at 100 mA<br>• 3.3 V configuration with external ballast at 200 mA<br>• 3.3 V configuration with external ballast at 300 mA | 4.95<br>4.9<br>4.85<br>3.267<br>3.234<br>3.201 | 5.0<br>5.0<br>5.0<br>3.3<br>3.3<br>3.3 | 5.05<br>5.1<br>5.15<br>3.333<br>3.366<br>3.399 | V                  | [6]   |
| $I_{CCA\_IN}$                                 | $V_{CCA}$ output current (int. MOSFET)   | —  | —                                      | 100  | mA                 |       |
| $I_{CCA\_OUT}$                                | $V_{CCA}$ output current (external PNP)  | —  | —                                      | 300  | mA                 |       |
| $I_{CCA\_LIM\_INT}$                           | $V_{CCA}$ output current limitation (int. MOSFET)  | 100  | —                                      | 675  | mA                 |       |
| $I_{CCA\_LIM\_OUT}$                           | $V_{CCA}$ output current limitation (external PNP)   | 300  | —                                      | 675  | mA                 |       |
| $I_{CCA\_LIM\_FB}$                            | $V_{CCA}$ output current limitation foldback   | 60   | —                                      | 240  | mA                 |       |
| $V_{CCA\_LIM\_FB}$                            | $V_{CCA}$ output voltage foldback threshold  | 0.6  | —                                      | 1.2  | V                  |       |
| $V_{CCA\_LIM\_HYST}$                          | $V_{CCA}$ output voltage foldback hysteresis   | 0.03   | —                                      | 0.3  | V                  |       |
| $I_{CCA\_BASE\_SC}$<br>$I_{CCA\_BASE\_SK}$    | $V_{CCA}$ base current capability  | —<br>20  | –20<br>65                              | –30<br>—                                       | mA                 |       |
| $T_{WARN\_CCA}$                               | $V_{CCA}$ thermal warning threshold (int. MOSFET only)   | —  | 125                                    | —  | $^{\circ}\text{C}$ |       |
| $T_{SD\_CCA}$                                 | $V_{CCA}$ thermal shutdown threshold (int. MOSFET only)  | 180  | —                                      | —  | $^{\circ}\text{C}$ |       |
| $T_{SD\_CCA\_HYST}$                           | $V_{CCA}$ thermal shutdown hysteresis  | —  | 10                                     | —  | $^{\circ}\text{C}$ | [5]   |
| LOR $V_{CCA}$                                 | $V_{CCA}$ static load regulation<br>• $I_{CCA} = 10\text{ mA}$ to $100\text{ mA}$ (internal MOSFET)<br>• $I_{CCA} = 10\text{ mA}$ to $300\text{ mA}$ (external ballast)  | —  | 15                                     | —  | mV                 | [5]   |
| LORT $V_{CCA}$                                | $V_{CCA}$ transient load regulation<br>• $I_{CCA} = 10\text{ mA}$ to $100\text{ mA}$ (internal MOSFET)<br>• $I_{CCA} = 10\text{ mA}$ to $300\text{ mA}$ (external ballast)   | —  | —                                      | 1.0  | %                  | [5]   |
| $R_{PD\_CCA}$                                 | $V_{CCA}$ internal pull-down resistor (active when $V_{CCA}$ is disabled)  | 50   | —                                      | 170  | $\Omega$           |       |
| <b><math>V_{AUX}</math> voltage regulator</b> |  |  |  |  |                    |       |
| $V_{AUX\_5}$                                  | $V_{AUX}$ output voltage (5.0 V configuration)   | 4.85   | 5.0                                    | 5.15   | V                  |       |
| $V_{AUX\_33}$                                 | $V_{AUX}$ output voltage (3.3 V configuration)   | 3.2  | 3.3                                    | 3.4  | V                  |       |
| $V_{AUX\_TRK}$                                | $V_{AUX}$ tracking error ( $V_{AUX\_5}$ and $V_{AUX\_33}$ )  | –15  | —                                      | +15  | mV                 |       |
| $I_{AUX\_OUT}$                                | $V_{AUX}$ output current   | —  | —                                      | 400  | mA                 |       |
| $I_{AUX\_LIM}$                                | $V_{AUX}$ output current limitation  | 400  | —                                      | 800  | mA                 |       |

**Table 5. Static electrical characteristics ...continued**

$T_A = -40\text{ }^{\circ}\text{C}$  to  $150\text{ }^{\circ}\text{C}$ , unless otherwise specified.  $V_{SUP} = V_{SUP\_UV\_L}$  to 36 V, unless otherwise specified. All voltages referenced to ground. When  $28\text{ V} < V_{SUP} < 36\text{ V}$ , thermal dissipation must be considered (see [Figure 27](#)).

| Symbol                                      | Parameter   | Min.        | Typ.        | Max.              | Unit                                 | Notes |
|---|---|-------------|-------------|-------------------|--------------------------------------|-------|
| $I_{AUX\_LIM\_FB}$                          | $V_{AUX}$ output current limitation foldback  | 60          | —           | 240               | mA                                   |       |
| $V_{AUX\_LIM\_FB}$                          | $V_{AUX}$ output voltage foldback threshold   | 0.6         | —           | 1.2               | V                                    |       |
| $V_{AUX\_LIM\_HYST}$                        | $V_{AUX}$ output voltage foldback hysteresis  | 0.03        | —           | 0.3               | V                                    |       |
| $I_{AUX\_BASE\_SC}$<br>$I_{AUX\_BASE\_SK}$  | $V_{AUX}$ base current capability   | —<br>7.0    | -15<br>30   | -7.0<br>—         | mA                                   |       |
| $TSD_{AUX}$                                 | $V_{AUX}$ thermal shutdown threshold  | 180         | —           | —                 | $^{\circ}\text{C}$                   |       |
| $TSD_{AUX\_HYST}$                           | $V_{AUX}$ thermal shutdown hysteresis   | —           | 10          | —                 | $^{\circ}\text{C}$                   | [5]   |
| $LOR_{VAUX}$                                | $V_{AUX}$ static load regulation ( $I_{AUX\_OUT} = 10\text{ mA}$ to $400\text{ mA}$ )   | —           | 15          | —                 | mV                                   | [5]   |
| $LORT_{VAUX}$                               | $V_{AUX}$ transient load regulation<br>• $I_{AUX\_OUT} = 10\text{ mA}$ to $400\text{ mA}$   | —           | —           | 1.0               | %                                    | [5]   |
| $R_{PD\_AUX}$                               | $V_{AUX}$ internal pull-down resistor (active when $V_{AUX}$ is disabled)   | 50          | —           | 170               | $\Omega$                             |       |
| <b>CAN_5V voltage regulator</b>             |   |             |             |                   |                                      |       |
| $V_{CAN}$                                   | $V_{CAN}$ output voltage<br>$V_{SUP} > 6.0\text{ V}$ in buck mode<br>$V_{SUP} > V_{SUP\_UV\_L}$ in boost mode   | 4.8         | 5.0         | 5.2               | V                                    |       |
| $I_{CAN\_OUT}$                              | $V_{CAN}$ output current  | —           | —           | 100               | mA                                   |       |
| $I_{CAN\_LIM}$                              | $V_{CAN}$ output current limitation   | 100         | —           | 250               | mA                                   |       |
| $TSD_{CAN}$                                 | $V_{CAN}$ thermal shutdown threshold  | 180         | —           | —                 | $^{\circ}\text{C}$                   |       |
| $TSD_{CAN\_HYST}$                           | $V_{CAN}$ thermal shutdown hysteresis   | —           | 10          | —                 | $^{\circ}\text{C}$                   | [5]   |
| $V_{CAN\_UV}$                               | $V_{CAN}$ undervoltage detection threshold  | 4.25        | —           | 4.8               | V                                    |       |
| $V_{CAN\_UV\_HYST}$                         | $V_{CAN}$ undervoltage hysteresis   | 0.07        | —           | 0.22              | V                                    |       |
| $V_{CAN\_OV}$                               | $V_{CAN}$ overvoltage detection threshold (rising)  | 5.2         | —           | 5.85              | V                                    |       |
| $V_{CAN\_OV\_HYST}$                         | $V_{CAN}$ overvoltage hysteresis  | 0.07        | —           | 0.22              | V                                    |       |
| $LOR_{VCAN}$                                | $V_{CAN}$ transient load regulation<br>• $I_{CAN\_OUT} = 0\text{ mA}$ to $50\text{ mA}$   | —           | 100         | —                 | mV                                   | [5]   |
| <b>VKAM voltage regulator</b>               |   |             |             |                   |                                      |       |
| $V_{KAM}$                                   | $V_{KAM}$ output voltage  | 3.0         | 3.5         | 4.0               | V                                    |       |
| $I_{KAM\_OUT}$                              | $V_{KAM}$ output current  | —           | —           | 3.0               | mA                                   |       |
| $I_{KAM\_LIM}$                              | $V_{KAM}$ output current limitation   | 4.0         | —           | 10.0              | mA                                   |       |
| $I_{SUP\_KAM}$                              | $V_{KAM}$ current consumption from $V_{SUP3}$<br>• $I_{KAM\_OUT} = 0\text{ mA}$<br>• $I_{KAM\_OUT} < 1.0\text{ mA}$<br>• $1.0\text{ mA} < I_{KAM\_OUT} < 3.0\text{ mA}$ | —<br>—<br>— | —<br>—<br>— | 25<br>150<br>2.15 | $\mu\text{A}$<br>$\mu\text{A}$<br>mA |       |
| <b>Long duration timer</b>                  |   |             |             |                   |                                      |       |
| $I_{LDT}$                                   | Timer current consumption (from $V_{SUP3}$ )  | —           | 5.0         | 10                | $\mu\text{A}$                        |       |
| <b>Fail-safe machine voltage supervisor</b> |   |             |             |                   |                                      |       |
| $V_{PRE\_OV}$                               | $V_{PRE}$ overvoltage detection threshold   | 7.2         | —           | 8.0               | V                                    |       |
| $V_{PRE\_OV\_HYST}$                         | $V_{PRE}$ overvoltage hysteresis  | —           | 0.1         | —                 | V                                    | [5]   |
| $V_{CORE\_FB\_UV}$                          | $V_{CORE}$ FB undervoltage detection threshold  | 0.67        | —           | 0.773             | V                                    |       |
| $V_{CORE\_FB\_UV\_D}$                       | $V_{CORE}$ FB undervoltage detection threshold - degraded mode  | 0.45        | —           | 0.58              | V                                    |       |
| $V_{CORE\_FB\_UV\_}$                        | $V_{CORE}$ FB undervoltage hysteresis   | 10          | —           | 27                | mV                                   | [5]   |



**Table 5. Static electrical characteristics ...continued**

$T_A = -40\text{ }^{\circ}\text{C}$  to  $150\text{ }^{\circ}\text{C}$ , unless otherwise specified.  $V_{SUP} = V_{SUP\_UV\_L}$  to 36 V, unless otherwise specified. All voltages referenced to ground. When  $28\text{ V} < V_{SUP} < 36\text{ V}$ , thermal dissipation must be considered (see [Figure 27](#)).

| Symbol                   | Parameter   | Min. | Typ.  | Max.  | Unit       | Notes |
|--------------------------|---|------|-------|-------|------------|-------|
| HYST                     |   |      |       |       |            |       |
| $V_{CORE\_FB\_OV}$       | $V_{CORE}$ FB overvoltage detection threshold                           | 0.84 | —     | 0.905 | V          |       |
| $V_{CORE\_FB\_OV\_HYST}$ | $V_{CORE}$ FB overvoltage hysteresis                                    | 10   | —     | 30    | mV         | [5]   |
| $V_{CORE\_FB\_DRIFT}$    | $V_{CORE\_FB}$ drift versus FCRBM                                       | 50   | 100   | 150   | mV         |       |
| $V_{CCA\_UV\_5}$         | $V_{CCA}$ undervoltage detection threshold (5.0 V configuration)        | 4.5  | —     | 4.75  | V          |       |
| $V_{CCA\_UV\_5D}$        | $V_{CCA}$ undervoltage detection threshold (degraded 5.0 V)             | 3.0  | —     | 3.2   | V          |       |
| $V_{CCA\_UV\_33}$        | $V_{CCA}$ undervoltage detection threshold (3.3 V configuration)        | 3.0  | —     | 3.2   | V          |       |
| $V_{CCA\_OV\_5}$         | $V_{CCA}$ overvoltage detection threshold (5.0 V configuration)         | 5.25 | —     | 5.5   | V          |       |
| $V_{CCA\_OV\_33}$        | $V_{CCA}$ overvoltage detection threshold (3.3 V configuration)         | 3.4  | —     | 3.6   | V          |       |
| $V_{CCA\_5\_HYST}$       | $V_{CCA}$ undervoltage and overvoltage hysteresis (5.0 V configuration) | —    | 0.105 | —     | V          | [5]   |
| $V_{CCA\_33\_HYST}$      | $V_{CCA}$ undervoltage and overvoltage hysteresis (3.3 V configuration) | —    | 0.07  | —     | V          | [5]   |
| $V_{AUX\_UV\_5}$         | $V_{AUX}$ undervoltage detection threshold (5.0 V configuration)        | 4.5  | —     | 4.75  | V          |       |
| $V_{AUX\_UV\_5D}$        | $V_{AUX}$ undervoltage detection threshold (degraded 5.0 V)             | 3.0  | —     | 3.2   | V          |       |
| $V_{AUX\_UV\_33}$        | $V_{AUX}$ undervoltage detection threshold (3.3 V configuration)        | 3.0  | —     | 3.2   | V          |       |
| $V_{AUX\_OV\_5}$         | $V_{AUX}$ overvoltage detection threshold (5.0 V configuration)         | 5.25 | —     | 5.5   | V          |       |
| $V_{AUX\_OV\_33}$        | $V_{AUX}$ overvoltage detection threshold (3.3 V configuration)         | 3.4  | —     | 3.6   | V          |       |
| $V_{AUX\_5\_HYST}$       | $V_{AUX}$ undervoltage and overvoltage hysteresis (5.0 V configuration) | —    | 0.105 | —     | V          | [5]   |
| $V_{AUX\_33\_HYST}$      | $V_{AUX}$ undervoltage and overvoltage hysteresis (3.3 V configuration) | —    | 0.07  | —     | V          | [5]   |
| <b>Fail-safe outputs</b> |   |      |       |       |            |       |
| $V_{RSTB\_OL}$           | Reset low output level ( $I_{RSTB} = 2.0\text{ mA}$ )                   | —    | —     | 0.5   | V          |       |
| $I_{RSTB\_LIM}$          | Reset output current limitation   | 11   | —     | 25    | mA         |       |
| $V_{RSTB\_IL}$           | Reset low level detection threshold (falling)                           | 1.0  | —     | —     | V          |       |
| $V_{RSTB\_IH}$           | Reset high level detection threshold (rising)                           | —    | —     | 2.0   | V          |       |
| $V_{RSTB\_HYST}$         | Reset hysteresis  | 200  | —     | —     | mV         |       |
| $RSTB_{PULL-DOWN}$       | RSTB pull-down resistor   | —    | 1.0   | —     | M $\Omega$ |       |
| $V_{FS0B\_OL}$           | FS0B low output level ( $I_{FS0B} = 2.0\text{ mA}$ )                    | —    | —     | 0.5   | V          |       |
| $I_{FS0B\_LIM}$          | FS0B output current limitation  | 4.0  | —     | 16    | mA         |       |
| $V_{FS0B\_IL}$           | FS0B low level detection threshold (falling)                            | 1.0  | —     | —     | V          |       |
| $V_{FS0B\_IH}$           | FS0B high level detection threshold (rising)                            | —    | —     | 2.0   | V          |       |
| $V_{FS0B\_HYST}$         | FS0B hysteresis   | 100  | —     | —     | mV         |       |
| $FS0B_{PULL-DOWN}$       | FS0B pull-down resistor   | —    | 4.0   | —     | M $\Omega$ |       |
| $V_{FS1B\_OL}$           | FS1B low output level ( $I_{FS1B} = 2.0\text{ mA}$ )                    | —    | —     | 0.5   | V          |       |
| $I_{FS1B\_LIM}$          | FS1B output current limitation  | 4.0  | —     | 16    | mA         |       |
| $V_{FS1B\_IL}$           | FS1B low level detection threshold (falling)                            | 1.0  | —     | —     | V          |       |
| $V_{FS1B\_IH}$           | FS1B high level detection threshold (rising)                            | —    | —     | 2.0   | V          |       |



**Table 5. Static electrical characteristics ...continued**

$T_A = -40\text{ }^{\circ}\text{C}$  to  $150\text{ }^{\circ}\text{C}$ , unless otherwise specified.  $V_{SUP} = V_{SUP\_UV\_L}$  to 36 V, unless otherwise specified. All voltages referenced to ground. When  $28\text{ V} < V_{SUP} < 36\text{ V}$ , thermal dissipation must be considered (see [Figure 27](#)).

| Symbol                                   | Parameter   | Min.            | Typ.   | Max.      | Unit                   | Notes             |
|--|---|-----------------|--------|-----------|------------------------|-------------------|
| $V_{FS1B\_HYST}$                         | FS1B hysteresis   | 100             | —      | —         | mV                     |                   |
| $FS1B_{PULL-DOWN}$                       | FS1B pull-down resistor   | —               | 4.0    | —         | M $\Omega$             |                   |
| <b>Fail-safe pull-up</b>                 |   |                 |        |           |                        |                   |
| $I_{VPU\_FS}$                            | VPU_FS circuitry consumption  | —               | 5.0    | 10        | $\mu\text{A}$          |                   |
| $V_{VPU\_FS\_TH}$                        | VPU_FS falling threshold to assert FS1B (FS1B_trig)                                 | 2.9             | 3.2    | 3.5       | V                      |                   |
| $R_{VPU\_FS}$                            | Resistor between VPRE and VPU_FS  | —               | 1.0    | 1.5       | k $\Omega$             | [5]               |
| <b>Digital input</b>                     |   |                 |        |           |                        |                   |
| $V_{IO\_IH}$                             | Digital high input voltage level (IO_0, IO_4, IO_5)                                 | 2.6             | —      | —         | V                      |                   |
| $V_{IO23\_IH}$                           | Digital high input voltage level (IO_2, IO_3)                                       | 2.0             | —      | —         | V                      |                   |
| $V_{IO\_IL}$                             | Digital low input voltage level (IO_0, IO_4, IO_5)                                  | —               | —      | 2.1       | V                      |                   |
| $V_{IO\_HYST}$                           | Input voltage hysteresis (IO_0, IO_4, IO_5)   | 50              | 120    | 500       | mV                     | [5]               |
| $V_{IO23\_IL}$                           | Digital low input voltage level (IO_2, IO_3)  | —               | —      | 0.9       | V                      |                   |
| $V_{IO23\_HYST}$                         | Input voltage hysteresis (IO_2, IO_3)   | 200             | 450    | 700       | mV                     | [5]               |
| $I_{IO\_IN\_2:4}$                        | Input current for IO_2, IO_3 and IO_4   | −5.0            | —      | 5.0       | $\mu\text{A}$          |                   |
| $I_{IO\_IN\_LPOFF}$                      | Input current for IO_0:5 in LPOFF   | −1.0            | —      | 1.0       | $\mu\text{A}$          |                   |
| <b>Analog input - multi-purpose IOs</b>  |   |                 |        |           |                        |                   |
| $V_{IO\_ANA\_WD}$                        | Measurable input voltage (wide range)   | 3.0             | —      | 19        | V                      |                   |
| $V_{IO\_ANA\_TG}$                        | Measurable input voltage (tight range)  | 3.0             | —      | 9.0       | V                      |                   |
| $I_{IO\_IN\_ANA}$                        | Input current for IO_0 and IO_5   | −5.0            | —      | 100       | $\mu\text{A}$          | [7]               |
| <b>Output gate driver (IO_4)</b>         |   |                 |        |           |                        |                   |
| $V_{IO4\_OH}$                            | High output level at $I_{IO4\_OUT} = -2.0\text{ mA}$                                | $V_{PRE} - 1.5$ | —      | $V_{PRE}$ | V                      |                   |
| $V_{IO4\_OL}$                            | Low output level at $I_{IO4\_OUT} = +2.0\text{ mA}$                                 | 0.0             | —      | 1.0       | V                      |                   |
| $V_{IO4\_OUT\_SK}$<br>$V_{IO4\_OUT\_SC}$ | Output current capability   | 2.0<br>—        | —<br>— | —<br>−2.0 | mA                     |                   |
| <b>Analog multiplexer</b>                |   |                 |        |           |                        |                   |
| $V_{AMUX\_ACC}$                          | Voltage sense accuracy ( $V_{SNS}$ , IO_0, IO_5) using 5.1 k $\Omega$ resistor      | −5.0            | —      | 5.0       | %                      | [8]               |
| $V_{AMUX\_WD\_5}$                        | Divider ratio (wide input voltage range) at $V_{DDIO} = 5.0\text{ V}$               | —               | 5.0    | —         |                        | [9]               |
| $V_{AMUX\_WD\_3P3}$                      | Divider ratio (wide input voltage range) at $V_{DDIO} = 3.3\text{ V}$               | —               | 7.0    | —         |                        | 20 <sup>[9]</sup> |
| $V_{AMUX\_TG\_5}$                        | Divider ratio (tight input voltage range) at $V_{DDIO} = 5.0\text{ V}$              | —               | 2.0    | —         |                        |                   |
| $V_{AMUX\_TG\_3P3}$                      | Divider ratio (tight input voltage range) at $V_{DDIO} = 3.3\text{ V}$              | —               | 3.0    | —         |                        |                   |
| $V_{AMUX\_REF}$                          | Internal voltage reference  | 2.462           | 2.5    | 2.538     | V                      |                   |
| $V_{AMUX\_TP\_CO}$                       | Internal temperature sensor coefficient   | —               | 9.9    | —         | mV/ $^{\circ}\text{C}$ | [5]               |
| $V_{AMUX\_TP}$                           | Temperature sensor MUX_OUT output voltage (at $T_J = 165\text{ }^{\circ}\text{C}$ ) | 2.08            | 2.15   | 2.22      | V                      |                   |
| <b>Interrupt</b>                         |   |                 |        |           |                        |                   |
| $V_{INTB\_OL}$                           | Low output level ( $I_{INT} = 2.5\text{ mA}$ )                                      | —               | —      | 0.5       | V                      |                   |
| $R_{PU\_INT}$                            | Internal pull-up resistor (connected to VDDIO)                                      | —               | 10     | —         | K $\Omega$             |                   |
| $I_{INT\_LK}$                            | Input leakage current   | —               | —      | 1.0       | $\mu\text{A}$          |                   |

**Table 5. Static electrical characteristics ...continued**

$T_A = -40\text{ }^{\circ}\text{C}$  to  $150\text{ }^{\circ}\text{C}$ , unless otherwise specified.  $V_{SUP} = V_{SUP\_UV\_L}$  to 36 V, unless otherwise specified. All voltages referenced to ground. When  $28\text{ V} < V_{SUP} < 36\text{ V}$ , thermal dissipation must be considered (see [Figure 27](#)).

| Symbol                                 | Parameter   | Min.                  | Typ. | Max.                  | Unit             | Notes |
|--|---|-----------------------|------|-----------------------|------------------|-------|
| <b>Digital interface</b>               |   |                       |      |                       |                  |       |
| MISO <sub>H</sub>                      | High output level on MISO ( $I_{MISO} = 1.5\text{ mA}$ )  | $V_{DDIO} - 0.4$      | —    | —                     | V                |       |
| MISO <sub>L</sub>                      | Low output level on MISO ( $I_{MISO} = 2.0\text{ mA}$ )   | —                     | —    | 0.4                   | V                |       |
| $I_{MISO}$                             | Tri-state leakage current ( $V_{DDIO} = 5.0\text{ V}$ )   | -5.0                  | —    | 5.0                   | $\mu\text{A}$    |       |
| $V_{DDIO}$                             | Supply voltage for MISO output buffer   | 3.0                   | —    | 5.5                   | V                |       |
| $I_{VDDIO}$                            | Current consumption on VDDIO  | —                     | 1.0  | 3.0                   | mA               |       |
| SPI <sub>LK</sub>                      | SCLK, NCS, MOSI input current   | -1.0                  | —    | 1.0                   | $\mu\text{A}$    |       |
| $V_{SPI\_IH}$                          | SCLK, NCS, MOSI high input threshold  | 2.0                   | —    | —                     | V                |       |
| $V_{SPI\_IL}$                          | SCLK, NCS, MOSI low input threshold   | —                     | —    | 0.8                   | V                |       |
| $R_{SPI}$                              | NCS, MOSI internal pull-up (pull-up to VDDIO)   | 200                   | 400  | 800                   | $\text{K}\Omega$ |       |
| <b>Debug</b>                           |   |                       |      |                       |                  |       |
| $V_{DEBUG\_IL}$                        | Low input voltage threshold   | 2.1                   | 2.35 | 2.8                   | V                |       |
| $V_{DEBUG\_IH}$                        | High input voltage threshold  | 4.35                  | 4.6  | 4.97                  | V                |       |
| $I_{DEBUG\_LK}$                        | Input leakage current   | -10                   | —    | 10                    | $\mu\text{A}$    |       |
| <b>CAN transceiver (FD 2.0 Mbit/s)</b> |   |                       |      |                       |                  |       |
| <b>CAN logic input pin (TXD)</b>       |   |                       |      |                       |                  |       |
| $V_{TXD\_IH}$                          | TXD high input threshold  | $0.7 \times V_{DDIO}$ | —    | —                     | V                |       |
| $V_{TXD\_IL}$                          | TXD low input threshold   | —                     | —    | $0.3 \times V_{DDIO}$ | V                |       |
| TXD <sub>PULL-UP</sub>                 | TXD main device pull-up   | 20                    | 33   | 50                    | $\text{K}\Omega$ |       |
| TXD <sub>LK</sub>                      | TXD input leakage current, $V_{TXD} = V_{DDIO}$   | -1.0                  | —    | 1.0                   | $\mu\text{A}$    |       |
| <b>CAN logic output pin (RXD)</b>      |   |                       |      |                       |                  |       |
| $V_{RXD\_OL1}$                         | Low level output voltage ( $I_{RXD} = 250\text{ }\mu\text{A}$ )   | —                     | —    | 0.4                   | V                |       |
| $V_{RXD\_OL2}$                         | Low level output voltage ( $I_{RXD} = 1.5\text{ mA}$ )  | —                     | —    | 0.9                   | V                |       |
| $V_{OUT\_HIGH}$                        | High level output voltage ( $I_{RXD} = -250\text{ }\mu\text{A}$ , $V_{DDIO} = 3.0\text{ V}$ to $5.5\text{ V}$ ) | $V_{DDIO} - 0.4$      | —    | —                     | V                |       |
| <b>CAN output pins (CANH, CANL)</b>    |   |                       |      |                       |                  |       |
| $V_{DIFF\_COM\_MODE}$                  | Differential input comparator common mode range in normal mode  | -20                   | —    | 20                    | V                |       |
| $V_{IN\_DIFF}$                         | Differential input voltage threshold in normal mode   | 0.5                   | —    | 0.9                   | V                |       |
| $V_{DIFF\_COM\_SLEEP}$                 | Differential input comparator common mode range in sleep mode   | -12                   | —    | 12                    | V                |       |
| $V_{IN\_DIFF\_SLEEP}$                  | Differential input voltage threshold in sleep mode  | 0.4                   | —    | 1.1                   | V                |       |
| $V_{IN\_HYST}$                         | Differential input hysteresis (in TX, RX mode)  | 50                    | —    | —                     | mV               |       |
| $R_{IN\_CHCL}$                         | CANH, CANL input resistance   | 5.0                   | —    | 50                    | $\text{k}\Omega$ |       |
| $R_{IN\_DIFF}$                         | CAN differential input resistance   | 10                    | —    | 100                   | $\text{k}\Omega$ |       |
| $R_{INSLEEP}$                          | CANH, CANL input resistance device supplied and in CAN sleep mode   | 5.0                   | —    | 50                    | $\text{k}\Omega$ |       |
| $R_{IN\_MATCH}$                        | Input resistance matching   | -3.0                  | —    | 3.0                   | %                |       |

**Table 5. Static electrical characteristics ...continued**

$T_A = -40\text{ }^{\circ}\text{C}$  to  $150\text{ }^{\circ}\text{C}$ , unless otherwise specified.  $V_{SUP} = V_{SUP\_UV\_L}$  to 36 V, unless otherwise specified. All voltages referenced to ground. When  $28\text{ V} < V_{SUP} < 36\text{ V}$ , thermal dissipation must be considered (see [Figure 27](#)).

| Symbol          | Parameter   | Min.        | Typ.       | Max.        | Unit                           | Notes |
|-----------------|---|-------------|------------|-------------|--------------------------------|-------|
| $C_{IN\_CM}$    | Common mode input capacitance   | —           | 20         | —           | pF                             | [5]   |
| $C_{IN\_DIFF}$  | Differential input capacitance  | —           | 10         | —           | pF                             |       |
| $V_{CANH}$      | CANH output voltage ( $45\text{ }\Omega < R_{BUS} < 65\text{ }\Omega$ )<br>• TX dominant state<br>• TX recessive state  | 2.75<br>2.0 | —<br>2.5   | 4.5<br>3.0  | V                              |       |
| $V_{CANL}$      | CANL output voltage ( $45\text{ }\Omega < R_{BUS} < 65\text{ }\Omega$ )<br>• TX dominant state<br>• TX recessive state  | 0.5<br>2.0  | —<br>2.5   | 2.25<br>3.0 | V                              |       |
| $V_{CAN\_SYM}$  | CAN dominant voltage symmetry ( $V_{CANL} + V_{CANH}$ )   | 4.5         | 5.0        | 5.5         | V                              |       |
| $V_{OH}-V_{OL}$ | Differential output voltage<br>• TX dominant state ( $45\text{ }\Omega < R_{BUS} < 65\text{ }\Omega$ )<br>• TX recessive state  | 1.5<br>-50  | 2.0<br>0.0 | 3.0<br>50   | V<br>mV                        |       |
| $I_{CANL-SK}$   | CANL sink current under short-circuit condition ( $V_{CANL} \leq 12\text{ V}$ , CANL driver ON, TXD low)  | 40          | —          | 100         | mA                             |       |
| $I_{CANH-SC}$   | CANH source current under short-circuit condition ( $V_{CANH} = -2.0\text{ V}$ , CANH driver ON, TXD low)   | -100        | —          | -40         | mA                             |       |
| $V_{CANLP}$     | CANL, CANH output voltage in sleep modes. No termination load.  | -0.1        | 0.0        | 0.1         | V                              |       |
| $I_{CAN}$       | CANH, CANL input current, device unsupplied, ( $V_{CANH}, V_{CANL} = 5.0\text{ V}$ )<br>• $V_{SUP}$ and $V_{CAN}$ connected to GND<br>• $V_{SUP}$ and $V_{CAN}$ connected to GND via 47 k $\Omega$ resistor | -10<br>-10  | —<br>—     | 10<br>10    | $\mu\text{A}$<br>$\mu\text{A}$ | [10]  |
| $T_{OT}$        | Overtemperature detection   | 180         | —          | —           | $^{\circ}\text{C}$             |       |
| $T_{HYST}$      | Overtemperature hysteresis  | —           | —          | 20          | $^{\circ}\text{C}$             |       |

[1] Long duration timer and VKAM disable.

[2]  $V_{SUP\_UV\_L\_B} = V_{PRE\_UV\_4P3} + R_{DS(on)\_PRE} \times I_{PRE}$ .

[3]  $V_{SUP}$  min to guarantee  $V_{KAM}$  and main logic supply in LPOFF.

[4] Guaranteed by characterization.

[5] Guaranteed by design.

[6] External PNP gain within 150 to 450.

[7] Valid for  $V_{SUP3} \geq I_{O\_5}$ .

[8] If a higher resistor value than recommended is used, the accuracy degrades.

[9] Wide range accuracy for input voltage from 9.0 V to 19 V.

[10] Guaranteed by design and characterization.

## 10 Dynamic electrical characteristics

**Table 6. Dynamic electrical characteristics**

$T_A = -40\text{ }^{\circ}\text{C}$  to  $150\text{ }^{\circ}\text{C}$ , unless otherwise specified.  $V_{SUP} = V_{SUP\_UV\_L}$  to 36 V, unless otherwise specified. All voltages referenced to ground. When  $28\text{ V} < V_{SUP} < 36\text{ V}$ , thermal dissipation must be considered (see [Figure 27](#)).

| Symbol                          | Parameter   | Min.       | Typ.   | Max.     | Unit | Notes |
|---------------------------------|---|------------|--------|----------|------|-------|
| <b>Digital interface timing</b> |   |            |        |          |      |       |
| $f_{SPI}$                       | SPI operation frequency (50 % DC)   | 0.5        | —      | 8.0      | MHz  |       |
| $t_{MISO\_TRANS}$               | MISO transition speed, 20 – 80 %<br>• $V_{DDIO} = 5.0\text{ V}$ , $C_{LOAD} = 50\text{ pF}$<br>• $V_{DDIO} = 5.0\text{ V}$ , $C_{LOAD} = 150\text{ pF}$ | 5.0<br>5.0 | —<br>— | 30<br>50 | ns   |       |
| $t_{CLH}$                       | Minimum time SCLK = HIGH  | 62         | —      | —        | ns   |       |

**Table 6. Dynamic electrical characteristics ...continued**

$T_A = -40\text{ }^{\circ}\text{C}$  to  $150\text{ }^{\circ}\text{C}$ , unless otherwise specified.  $V_{SUP} = V_{SUP\_UV\_L}$  to 36 V, unless otherwise specified. All voltages referenced to ground. When  $28\text{ V} < V_{SUP} < 36\text{ V}$ , thermal dissipation must be considered (see [Figure 27](#)).

| Symbol                                  | Parameter  | Min. | Typ. | Max. | Unit          | Notes |
|---|--|------|------|------|---------------|-------|
| $t_{CLL}$                               | Minimum time SCLK = LOW  | 62   | —    | —    | ns            |       |
| $t_{PCLD}$                              | Propagation delay (SCLK to data at 10 % of MISO rising edge)         | —    | —    | 30   | ns            |       |
| $t_{CSDV}$                              | NCS = low to data at MISO active                                     | —    | —    | 75   | ns            |       |
| $t_{SCLCH}$                             | SCLK low before NCS low (setup time SCLK to NCS change H/L)          | 75   | —    | —    | ns            |       |
| $t_{HCLCL}$                             | SCLK change L/H after NCS = low                                      | 75   | —    | —    | ns            |       |
| $t_{SCLD}$                              | SDI input setup time (SCLK change H/L after MOSI data valid)         | 40   | —    | —    | ns            |       |
| $t_{HCLD}$                              | SDI input hold time (MOSI data hold after SCLK change H/L)           | 40   | —    | —    | ns            |       |
| $t_{SCLCL}$                             | SCLK low before NCS high   | 100  | —    | —    | ns            |       |
| $t_{HCLCH}$                             | SCLK high after NCS high   | 100  | —    | —    | ns            |       |
| $t_{PCHD}$                              | NCS L/H to MISO at high-impedance                                    | —    | —    | 75   | ns            |       |
| $t_{ONNCS}$                             | NCS min. high time   | 500  | —    | —    | ns            |       |
| $t_{NCS\_MIN}$                          | NCS filter time  | 10   | —    | 40   | ns            |       |
| <b>Functional state machine</b>         |  |      |      |      |               |       |
| $t_{WU\_GEN}$                           | General wake-up signal deglitch time (for any wake-up signal on IOs) | 60   | 70   | 80   | $\mu\text{s}$ |       |
| <b>Fail-safe state machine</b>          |  |      |      |      |               |       |
| $\text{CLK}_{FS}$                       | Fail-safe oscillator   | 406  | —    | 495  | kHz           |       |
| $\text{CLK}_{FS\_MON}$                  | Fail-safe oscillator monitoring                                      | 200  | —    | 950  | kHz           |       |
| $t_{IC\_ERR}$                           | IO_4:5 Ext. IC filter time   | 4.0  | —    | 20   | $\mu\text{s}$ |       |
| $t_{ACK\_FS}$                           | Acknowledgment counter (used for IC error handling IO_5)             | 7.0  | —    | 9.7  | ms            |       |
| $t_{DFS\_RECOVERY}$                     | IO_0 filter time to recover from deep reset and fail state           | 0.8  | —    | 1.3  | ms            |       |
| $t_{CORE\_DRIFT\_MON}$                  | FCRBM filter time  | 1.0  | —    | 2.0  | ms            |       |
| <b>Fail-safe output</b>                 |  |      |      |      |               |       |
| $t_{RSTB\_FB}$                          | RSTB feedback filter time  | 8.0  | —    | 15   | $\mu\text{s}$ |       |
| $t_{FS0B\_FB}$                          | FS0B feedback filter time  | 8.0  | —    | 15   | $\mu\text{s}$ |       |
| $t_{FS1B\_FB}$                          | FS1B feedback filter time  | 8.0  | —    | 15   | $\mu\text{s}$ |       |
| $t_{RSTB\_BLK}$                         | RSTB feedback blanking time  | 180  | —    | 320  | $\mu\text{s}$ |       |
| $t_{FS0B\_BLK}$                         | FS0B feedback blanking time  | 180  | —    | 320  | $\mu\text{s}$ |       |
| $t_{FS1B\_BLK}$                         | FS1B feedback blanking time  | 180  | —    | 320  | $\mu\text{s}$ |       |
| $t_{RSTB\_POR}$                         | Reset delay time (after a power-on reset or from LPOFF)              | 12.5 | 16.5 | 24.3 | ms            | [1]   |
| $t_{RSTB\_LG}$                          | Reset duration (long pulse)  | 8.0  | —    | 10   | ms            |       |
| $t_{RSTB\_ST}$                          | Reset duration (short pulse)   | 1.0  | —    | 1.3  | ms            |       |
| $t_{RSTB\_IN}$                          | External reset delay time  | 8.0  | —    | 15   | $\mu\text{s}$ |       |
| $t_{DIAG\_SC}$                          | Fail-safe output diagnostic counter (RSTB, FS0B, FS1B)               | 500  | —    | 800  | $\mu\text{s}$ |       |
| <b>V<sub>SENSE</sub> voltage supply</b> |  |      |      |      |               |       |
| $t_{VSNS\_UV}$                          | V <sub>SNS</sub> undervoltage filtering time                         | 1.0  | —    | 3.0  | $\mu\text{s}$ |       |
| <b>V<sub>SUP</sub> voltage supply</b>   |  |      |      |      |               |       |
| $t_{VSUP\_IPFF}$                        | I <sub>PFF</sub> input voltage filtering time                        | 1.0  | —    | 5.0  | $\mu\text{s}$ |       |

**Table 6. Dynamic electrical characteristics ...continued**

$T_A = -40\text{ }^{\circ}\text{C}$  to  $150\text{ }^{\circ}\text{C}$ , unless otherwise specified.  $V_{SUP} = V_{SUP\_UV\_L}$  to 36 V, unless otherwise specified. All voltages referenced to ground. When  $28\text{ V} < V_{SUP} < 36\text{ V}$ , thermal dissipation must be considered (see [Figure 27](#)).

| Symbol  | Parameter   | Min.     | Typ.   | Max.     | Unit          | Notes |
|---|---|----------|--------|----------|---------------|-------|
| $C_{SUP}$   | Minimum capacitor on $V_{SUP}$  | 47       | —      | —        | $\mu\text{F}$ |       |
| <b><math>V_{PRE}</math> voltage pre-regulator</b> |   |          |        |          |               |       |
| $f_{SW\_PRE}$                                     | $V_{PRE}$ switching frequency   | 412      | 437.5  | 463      | kHz           |       |
| $t_{SW\_PRE}$                                     | $V_{SW\_PRE}$ on and off switching time                                       | —        | —      | 30       | ns            | [2]   |
| $t_{PRE\_SOFT}$                                   | $V_{PRE}$ soft start duration ( $C_{OUT\_VPRE} \leq 100\text{ }\mu\text{F}$ ) | 500      | —      | 700      | $\mu\text{s}$ |       |
| $t_{PRE\_BLK\_LIM}$                               | $V_{PRE}$ current limitation blanking time                                    | 200      | —      | 600      | ns            |       |
| $t_{IPRE\_OC}$                                    | $V_{PRE}$ overcurrent filtering time  | 30       | —      | 120      | ns            | [2]   |
| $t_{PRE\_UV}$                                     | $V_{PRE}$ undervoltage filtering time   | 20       | —      | 40       | $\mu\text{s}$ |       |
| $t_{PRE\_UV\_4p3}$                                | $V_{PRE}$ shutoff filtering time  | 3.0      | —      | 7.0      | $\mu\text{s}$ |       |
| $d_{IPRE/DT}$                                     | $V_{PRE}$ load regulation variation   | —        | —      | 25       | A/ms          | [2]   |
| $t_{PRE\_WARN}$                                   | $V_{PRE}$ thermal warning filtering time                                      | 30       | —      | 40       | $\mu\text{s}$ |       |
| $t_{PRE\_TSD}$                                    | $V_{PRE}$ thermal detection filtering time                                    | 1.0      | —      | 3.0      | $\mu\text{s}$ |       |
| $t_{LS\_RISE/FALL}$                               | LS gate voltage switching time ( $I_{OUT} = 300\text{ mA}$ )                  | —        | —      | 50       | ns            |       |
| $t_{BBTO}$  | GATE_LS boost transistor timeout detection                                    | —        | 120    | —        | us            |       |
| <b><math>V_{CORE}</math> voltage regulator</b>    |   |          |        |          |               |       |
| $t_{CORE\_BLK\_LIM}$                              | $V_{CORE}$ current limitation blanking time                                   | 20       | —      | 40       | ns            |       |
| $f_{SW\_CORE}$                                    | $V_{CORE}$ switching frequency  | 2.2      | 2.34   | 2.48     | MHz           |       |
| $t_{SW\_CORE}$                                    | $V_{SW\_CORE}$ on and off switching time                                      | —        | —      | 12       | ns            |       |
| $V_{CORE\_SOFT}$                                  | $V_{CORE}$ soft start ( $C_{OUT\_VCORE} = 100\text{ }\mu\text{F max}$ )       | —        | —      | 10       | V/ms          |       |
| $t_{CORE\_WARN}$                                  | $V_{CORE}$ thermal warning filtering time                                     | 30       | —      | 40       | $\mu\text{s}$ |       |
| $t_{CORE\_TSD}$                                   | $V_{CORE}$ thermal detection filtering time                                   | 1.0      | —      | 3.0      | $\mu\text{s}$ |       |
| <b><math>V_{CCA}</math> voltage regulator</b>     |   |          |        |          |               |       |
| $t_{CCA\_LIM}$                                    | $V_{CCA}$ output current limitation filter time                               | 1.0      | —      | 3.0      | $\mu\text{s}$ |       |
| $t_{CCA\_LIM\_OFF1}$<br>$t_{CCA\_LIM\_OFF2}$      | $V_{CCA}$ output current limitation duration                                  | 10<br>50 | —<br>— | 15<br>60 | ms            |       |
| $t_{CCA\_WARN}$                                   | $V_{CCA}$ thermal warning filtering time (int. MOSFET)                        | 30       | —      | 40       | $\mu\text{s}$ |       |
| $t_{CCA\_TSD}$                                    | $V_{CCA}$ thermal detection filter time (int. MOSFET)                         | 1.0      | —      | 3.0      | $\mu\text{s}$ |       |
| $dI_{LOAD}/dt$                                    | $V_{CCA}$ load transient  | —        | 2.0    | —        | A/ms          | [2]   |
| $V_{CCA\_SOFT}$                                   | $V_{CCA}$ soft start (5.0 V and 3.3 V)  | —        | —      | 50       | V/ms          |       |
| <b><math>V_{AUX}</math> voltage regulator</b>     |   |          |        |          |               |       |
| $t_{AUX\_LIM}$                                    | $V_{AUX}$ output current limitation filter time                               | 1.0      | —      | 3.0      | $\mu\text{s}$ |       |
| $t_{AUX\_LIM\_OFF1}$<br>$t_{AUX\_LIM\_OFF2}$      | $V_{AUX}$ output current limitation duration                                  | 10<br>50 | —<br>— | 15<br>60 | ms            |       |
| $t_{AUX\_TSD}$                                    | $V_{AUX}$ thermal detection filter time                                       | 1.0      | —      | 3.0      | $\mu\text{s}$ |       |
| $dI_{AUX}/dt$                                     | $V_{AUX}$ load transient  | —        | 2.0    | —        | A/ms          | [2]   |
| $V_{AUX\_SOFT}$                                   | $V_{AUX}$ soft start (5.0 V and 3.3 V)  | —        | —      | 50       | V/ms          |       |
| <b>CAN_5V voltage regulator</b>                   |   |          |        |          |               |       |
| $t_{CAN\_LIM}$                                    | Output current limitation filter time   | 2.0      | —      | 4.0      | $\mu\text{s}$ |       |
| $t_{CAN\_TSD}$                                    | $V_{CAN}$ thermal detection filter time                                       | 1.0      | —      | 3.0      | $\mu\text{s}$ |       |

**Table 6. Dynamic electrical characteristics ...continued**

$T_A = -40\text{ }^{\circ}\text{C}$  to  $150\text{ }^{\circ}\text{C}$ , unless otherwise specified.  $V_{SUP} = V_{SUP\_UV\_L}$  to 36 V, unless otherwise specified. All voltages referenced to ground. When  $28\text{ V} < V_{SUP} < 36\text{ V}$ , thermal dissipation must be considered (see [Figure 27](#)).

| Symbol   | Parameter  | Min.         | Typ.   | Max.       | Unit          | Notes |
|--|--|--------------|--------|------------|---------------|-------|
| $t_{CAN\_UV}$                                      | $V_{CAN}$ undervoltage filtering time  | 4.0          | —      | 7.0        | $\mu\text{s}$ |       |
| $t_{CAN\_OV}$                                      | $V_{CAN}$ overvoltage filtering time   | 100          | —      | 200        | $\mu\text{s}$ |       |
| $dl_{CAN}/dt$                                      | $V_{CAN}$ load transient   | —            | 100    | —          | A/ms          | [2]   |
| <b>Fail-safe machine voltage supervisor</b>        |  |              |        |            |               |       |
| $t_{PRE\_OV}$                                      | $V_{PRE}$ overvoltage filtering time   | 128          | —      | 234        | $\mu\text{s}$ |       |
| $t_{PRE\_OV\_R}$                                   | $V_{PRE}$ overvoltage reaction time  | —            | —      | 314        | $\mu\text{s}$ |       |
| $t_{CORE\_UV}$                                     | $V_{CORE}$ FB undervoltage filtering time  | 4.0          | —      | 10         | $\mu\text{s}$ |       |
| $t_{CORE\_UV\_R}$                                  | $V_{CORE}$ FB undervoltage reaction time   | —            | —      | 15         | $\mu\text{s}$ |       |
| $t_{CORE\_OV}$                                     | $V_{CORE}$ FB overvoltage filtering time   | 128          | —      | 234        | $\mu\text{s}$ |       |
| $t_{CORE\_OV\_R}$                                  | $V_{CORE}$ FB overvoltage reaction time  | —            | —      | 314        | $\mu\text{s}$ |       |
| $t_{CCA\_UV}$                                      | $V_{CCA}$ undervoltage filtering time  | 4.0          | —      | 10         | $\mu\text{s}$ |       |
| $t_{CCA\_UV\_R}$                                   | $V_{CCA}$ undervoltage reaction time   | —            | —      | 15         | $\mu\text{s}$ |       |
| $t_{CCA\_OV}$                                      | $V_{CCA}$ overvoltage filtering time   | 128          | —      | 234        | $\mu\text{s}$ |       |
| $t_{CCA\_OV\_R}$                                   | $V_{CCA}$ overvoltage reaction time  | —            | —      | 314        | $\mu\text{s}$ |       |
| $t_{AUX\_UV}$                                      | $V_{AUX}$ undervoltage filtering time  | 4.0          | —      | 10         | $\mu\text{s}$ |       |
| $t_{AUX\_UV\_R}$                                   | $V_{AUX}$ undervoltage reaction time   | —            | —      | 15         | $\mu\text{s}$ |       |
| $t_{AUX\_OV}$                                      | $V_{AUX}$ overvoltage filtering time   | 128          | —      | 234        | $\mu\text{s}$ |       |
| $t_{AUX\_OV\_R}$                                   | $V_{AUX}$ overvoltage reaction time  | —            | —      | 314        | $\mu\text{s}$ |       |
| <b>Digital input – multi-purpose IOs</b>           |  |              |        |            |               |       |
| $F_{IO\_IN}$                                       | Digital input frequency range  | 0.0          | —      | 100        | kHz           |       |
| <b>Analog multiplexer</b>                          |  |              |        |            |               |       |
| $t_{MUX\_READY}$                                   | SPI selection to data ready to be sampled on Mux_out<br>• $V_{DDIO} = 5.0\text{ V}$ , $C_{MUX\_OUT} = 1.0\text{ nF}$   | —            | —      | 10         | $\mu\text{s}$ |       |
| <b>Interrupt</b>                                   |  |              |        |            |               |       |
| $t_{INTB\_LG}$                                     | INTB pulse duration (long)   | 90           | 100    | —          | $\mu\text{s}$ |       |
| $t_{INTB\_ST}$                                     | INTB pulse duration (short)  | 20           | 25     | —          | $\mu\text{s}$ |       |
| <b>Long duration timer</b>                         |  |              |        |            |               |       |
| $CLK_{LDT}$  | Long duration timer oscillator   | 30802        | 32768  | 34734      | Hz            |       |
| $CLK_{LDT\_ \%}$                                   | Long duration timer oscillator accuracy<br>• from $-40\text{ }^{\circ}\text{C}$ to $150\text{ }^{\circ}\text{C}$<br>• from $-20\text{ }^{\circ}\text{C}$ to $85\text{ }^{\circ}\text{C}$ and calibration | -6.0<br>-2.0 | —<br>— | 6.0<br>2.0 | %             |       |
| <b>CAN dynamic characteristics (FD 2.0 Mbit/s)</b> |  |              |        |            |               |       |
| $t_{DOUT}$   | TXD dominant state timeout   | 0.8          | —      | 5.0        | ms            |       |
| $t_{DOM}$  | Bus dominant clamping detection  | 0.8          | —      | 5.0        | ms            |       |
| $t_{LOOP}$   | Propagation loop delay TXD to RXD<br>• $R_{LOAD} = 120\text{ }\Omega$ , C between CANH and CANL = 100 pF, C at RXD < 15 pF   | —            | —      | 255        | ns            |       |
| $t_{1PWU}$   | First pulse wake-up time   | 0.5          | —      | 3.5        | $\mu\text{s}$ |       |
| $t_{3PWU}$   | Second and third pulse wake-up time  | 0.5          | —      | 1.0        | $\mu\text{s}$ |       |
| $t_{3PTO1}$  | Multiple pulse wake-up timeout (short)   | 100          | 120    | —          | $\mu\text{s}$ |       |

Table 6. Dynamic electrical characteristics ...continued

$T_A = -40\text{ }^{\circ}\text{C}$  to  $150\text{ }^{\circ}\text{C}$ , unless otherwise specified.  $V_{SUP} = V_{SUP\_UV\_L}$  to 36 V, unless otherwise specified. All voltages referenced to ground. When  $28\text{ V} < V_{SUP} < 36\text{ V}$ , thermal dissipation must be considered (see Figure 27).

| Symbol           | Parameter   | Min. | Typ. | Max. | Unit          | Notes |
|------------------|---|------|------|------|---------------|-------|
| $t_{3PTO2}$      | Multiple pulse wake-up timeout (long)   | 2400 | 2800 | —    | $\mu\text{s}$ |       |
| $t_{CAN\_READY}$ | Delay to enable CAN by SPI command (NCS rising edge) to CAN to transmit (device in normal mode and CAN interface in TX/RX mode) | —    | —    | 100  | $\mu\text{s}$ | [3]   |
| $t_{BIT(BUS)}$   | Transmitted recessive bit width at 2.0 Mbit/s   | 435  | —    | 530  | ns            |       |
| $t_{BIT(RXD)}$   | Received recessive bit width at 2.0 Mbit/s  | 400  | —    | 550  | ns            |       |
| $t_{REC}$        | Receiver timing symmetry at 2.0 Mbit/s  | -65  | —    | 40   | ns            |       |

- [1] This timing is not guaranteed in case of fault during startup phase (after power-on reset or from LPOFF).
- [2] Guaranteed by characterization.
- [3] For proper CAN operation, TXD must be set to high level before CAN enable by the SPI, and must remain high for at least  $T_{CAN\_READY}$ .




Figure 7. SPI timing diagram




Figure 8. Register access restriction

## 11 Functional pin description

### 11.1 Introduction

The 35FS4500/35FS6500 is the fourth generation of the system basis chip, combining:

- High efficiency switching voltage regulator for MCU, and linear voltage regulators for integrated CAN FD interface.
- External ICs such as sensors, accurate reference voltage for A to D converters, and keep alive memory supply in low-power mode for MCU static RAM.
- Built-in CAN flexible data interface at 2.0 Mbit/s (ISO 11898-2<sup>(11)</sup> and -5<sup>(12)</sup>), with local and bus failure diagnostic, protection, and fail-safe operation mode.

- Low-power mode, with ultra low-current consumption.
- Various wake-up capabilities.
- Long duration timer available in normal and low-power mode.
- Enhanced safety features with multiple fail-safe outputs and a scheme to support ASIL B applications.

## 11.2 Power supplies (VSUP1, VSUP2, VSUP3)

VSUP1 and VSUP2 are the input pins for the internal supply dedicated to the SMPS regulators. VSUP3 is the input pin for internal voltage reference. VSUP1, 2, and 3 are robust against ISO 7637<sup>(13)</sup> pulses. VSUP1, 2, and 3 must be connected to the same supply ([Figure 63](#)).

## 11.3 V<sub>SENSE</sub> input (VSENSE)

This pin must be connected to the battery line (before the reverse battery protection diode), via a serial resistor. It incorporates a threshold detector to sense the battery voltage, and provide a battery early warning. It also includes a resistor divider to measure VSENSE voltage via the MUX-OUT pin. The VSENSE pin is robust against ISO 7637<sup>(13)</sup> pulses.

## 11.4 Pre-regulator (VPRE)

A highly flexible SMPS pre-regulator is implemented in the 35FS4500/35FS6500. It can be configured as a 'non-inverting buck-boost converter' ([Figure 29](#)) or 'standard buck converter' ([Figure 28](#)), depending on the external configuration (connection of pin GATE\_LS). The configuration is detected automatically during start-up sequence.

The SMPS pre-regulator is working in current mode control and the compensation network is fully integrated in the device. The high-side switching MOSFET is also integrated to make the current control easier. The pre-regulator delivers a typical output voltage of 6.5 V, which is used internally. Current limitation, overcurrent, overvoltage, and undervoltage detectors are provided. VPRE is enabled by default.

## 11.5 V<sub>CORE</sub> output (from 1.0 V to 5.0 V range)

The V<sub>CORE</sub> block of the FS6500 series is an SMPS regulator. The voltage regulator is a step down DC–DC converter operating in voltage control mode. The stability of the converter is done externally, by using the COMP\_CORE pin. The V<sub>CORE</sub> block of the FS4500 series is a linear regulator. In this case, BOOT\_CORE and COMP\_CORE pins must be left open.

The output voltage of 35FS4500/35FS6500 is configurable to any voltage from a 1.0 V to 5.0 V range using an external resistor divider connected between V<sub>CORE</sub> and the feedback pin (FB\_CORE) (as example in [Figure 1](#), or [Figure 63](#)). Current limitation, overvoltage, and undervoltage detectors are provided. V<sub>CORE</sub> can be turned on or off via a SPI command, however it is not recommended to turn off V<sub>CORE</sub> with the SPI when V<sub>CORE</sub> is configured safety critical (both overvoltage and undervoltage have an impact on fail-safe outputs). V<sub>CORE</sub> overvoltage information disables V<sub>CORE</sub>. Diagnostics are reported in the dedicated register and generate an Interrupt. V<sub>CORE</sub> is enabled by default. For safety purpose, a second resistor bridge (R3/R4 duplicated) connected to FCRBM should be used to detect an external resistor drift.

## 11.6 V<sub>CCA</sub> output, 5.0 V, or 3.3 V selectable

The V<sub>CCA</sub> voltage regulator is used to provide an accurate voltage output (5.0 V, 3.3 V) selectable through an external resistor connected to the SELECT pin.

The V<sub>CCA</sub> output voltage regulator can be configured using an internal transistor delivering very good accuracy ( $\pm 1.0\%$  for 5.0 V and 3.3 V configuration), with a limited current capability (100 mA) for an analog to digital



converter, or with an external PNP transistor, giving higher current capability (up to 300 mA) with lower output voltage accuracy ( $\pm 3.0\%$  for 300 mA) when using a local ECU supply.

Current limitation, overvoltage, and undervoltage detectors are provided. VCCA can be turned on or off via a SPI command, however it is not recommended to turn off VCCA with the SPI when VCCA is configured safety critical (both overvoltage and undervoltage have an impact on fail-safe outputs). VCCA overcurrent (with the use of external PNP only) and overvoltage information disables VCCA. Diagnostics are reported in the dedicated register and generate an Interrupt. VCCA is enabled by default.

11.7 VAUX output, 5.0 V, or 3.3 V selectable

The VAUX pin provides an auxiliary output voltage (5.0 V, 3.3 V) selectable through an external resistor connected to SELECT pin. It uses an external PNP ballast transistor for flexibility and power dissipation constraints. The VAUX output voltage regulator can be used as 'auxiliary supply' (local ECU supply) or 'sensor supply' (external ECU supply) with the possibility to be configured as a tracking regulator following VCCA.

Current limitation, overvoltage, and undervoltage detectors are provided. VAUX can be turned on or off via a SPI command, however it is not recommended to turn off VAUX with the SPI when VAUX is configured safety critical (both overvoltage and undervoltage have an impact on fail-safe outputs). VAUX overcurrent and overvoltage information disables VAUX, reported in the dedicated register, and generates an Interrupt. VAUX is enabled by default.

11.8 SELECT input pin

11.8.1 VCCA, VAUX voltage configuration

VCCA and VAUX output voltage configurations are set by connecting an external resistor between the SELECT pin and Ground or the SELECT pin and VPRE. According to the value of this resistor, the voltage of VCCA and VAUX are configured after each power-on reset, and after a wake-up event when the device is in LPOFF. Information latches until the next hardware configuration read. Regulator voltage values can be read on the dedicated register via the SPI. See [Figure 65](#).

Table 7. VCCA/VAUX voltage selection

| VCCA(V) | VAUX(V) | R select        | Recommended value <sup>[1]</sup> |
|---------|---------|-----------------|----------------------------------|
| 3.3     | 3.3     | <6.0 kΩ         | 5.1 kΩ ±5.0 %                    |
| 5.0     | 5.0     | 10.8 << 13.2 kΩ | 12 kΩ ±5.0 %                     |
| 3.3     | 5.0     | 21.6 << 26.2 kΩ | 24 kΩ ±5.0 %                     |
| 5.0     | 3.3     | 45.9 << 56.1 kΩ | 51 kΩ ±5.0 %                     |

[1] If the SELECT pin is detected open, the VCCA and VAUX regulators start at their minimum output voltage 3.3 V.

11.8.2 Deep fail-safe configuration

Deep fail-safe function is enabled when the SELECT pin is connected to ground and disabled when the SELECT pin is connected to VPRE. The configuration is done after each power-on reset, and after a wake-up event when device is in LPOFF by both the main and the fail-safe logics. The Information is latched until the next hardware configuration read ([Figure 9](#)).




Figure 9. Deep fail-safe enable/disable

## 11.9 CAN\_5V voltage regulator

The CAN\_5V voltage regulator is a linear regulator dedicated to the internal CAN FD interface. An external capacitor is required. Current limitation, overvoltage, and undervoltage detectors are provided. If the internal CAN transceiver is not used, the CAN\_5V regulator can supply an external load (see [Section 12.7.6](#)). CAN\_5V is enabled by default.

## 11.10 Interrupt (INTB)

The INTB output pin generates a low pulse when an Interrupt condition occurs. The INTB behavior as well as the pulse duration are set through the SPI during INIT phase. INTB has an internal pull-up resistor connected to VDDIO.

## 11.11 CANH, CANL, TXD, RXD

These are the pins of the CAN FD physical interface. The CAN FD transceiver provides the physical interface between the CAN FD protocol controller of an MCU and the physical dual wires CAN-bus. The CAN FD interface is connected to the MCU via the RXD and TXD pins.

### 11.11.1 TXD

TXD is the device input pin to control the CAN-bus level. TXD is a digital input with an internal pull-up resistor connected to VDDIO. In the application, this pin is connected to the microcontroller transmit pin. In normal mode, when TXD is high or floating, the CANH and CANL drivers are off, setting the bus in a recessive state. When TXD is low, the CANH and CANL drivers are activated and the bus is set to a dominant state. TXD has a built-in timing protection disabling the bus when TXD is dominant for more than  $t_{\text{DOUT}}$ . In LPOFF mode, VDDIO is off, pulling this pin to GND.

### 11.11.2 RXD

RXD is the bus output level report pin. In the application, this pin is connected to the microcontroller receive pin. In normal mode, RXD is a push-pull structure. When the bus is in a recessive state, RXD is high. When the bus is dominant, RXD is low. In LPOFF mode, this pin is in the high-impedance state.

### 11.11.3 CANH and CANL

These are the CAN-bus pins. CANL is a low-side driver to GND, and CANH is a high-side driver to CAN\_5V. In normal mode and TXD high, the CANH and CANL drivers are off, and the voltage at CANH and CANL is approximately 2.5 V, provided by the internal bus biasing circuitry. When TXD is low, CANL is pulled to GND and CANH to CAN\_5V, creating a differential voltage on the CAN-bus.

In LPOFF mode, the CANH and CANL drivers are off, and these pins are pulled to GND via the device  $R_{IN\_CHCL}$  resistors. CANH and CANL have integrated ESD protection and extremely high robustness versus external disturbance, such as EMC and electrical transients. These pins have current limitation and thermal protection.

11.12 Multiplexer output MUX\_OUT

The MUX\_OUT pin (Figure 10) delivers analog voltage to the MCU ADC input. The voltage to be delivered to MUX\_OUT is selected via the SPI, from one of the following parameters:

- VSENSE
- VIO\_0
- VKAM
- Internal 2.5 V reference
- Internal die temperature sensor  $T(^{\circ}C) = (V_{AMUX} - V_{AMUX\_TP})/V_{AMUX\_TP\_CO} + 165$

Voltage range at MUX\_OUT is from GND to VDDIO (3.3 V or 5.0 V)




Figure 10. Simplified analog multiplexer block diagram

11.13 I/O pins (I/O\_0:I/O\_5)

The 35FS4500/35FS6500 includes five multi-purpose I/Os (I/O\_0 to I/O\_5). I/O\_0 and I/O\_4 are load dump proof and robust against ISO 7637<sup>(13)</sup> pulses. An external serial resistor must be connected to those pins to limit the current during ISO pulses. I/O\_2 and I/O\_3 are not load dump proof. I/O\_5 requires an external protection (resistor and Zener diode) to be load dump proof and robust against ISO 7637<sup>(13)</sup> pulses.

Table 8. I/Os configuration

| I/O number | Digital input wake-up capability | Analog input | Output gate driver | VKAM | Ext. IC monitoring |
|------------|----------------------------------|--------------|--------------------|------|--------------------|
| IO_0       | X                                | X            |                    |      |                    |
| IO_2       | X                                |              |                    |      |                    |
| IO_3       | X                                |              |                    |      |                    |
| IO_4       | X                                |              | X                  |      | X                  |
| IO_5       | X                                | X            |                    | X    | X                  |

- IO\_0 is selectable as follows:

Analog input (load dump proof) sent to the MCU through the MUX\_OUT pin. Wake-up input on the rising or falling edge or based on the previous state. Digital input (logic level) sent to the MCU through the SPI.

**Safety purpose:** IO\_0 is the only wake-up input to resume from deep fail-safe mode.

- IO\_2:3 are selectable as follows:

Digital input (logic level) sent to the MCU through the SPI. Wake-up input on the rising or falling edge or based on the previous state.

- IO\_4 is selectable as follows:

Digital input (logic level) sent to the MCU through the SPI. Wake-up input (load dump proof) on rising or falling edge or based on previous state. Output gate driver (from  $V_{PRE}$ ) for low-side logic level MOSFET.

- IO\_5 is selectable as follows:

Analog input (20 V max.) sent to the MCU through the MUX\_OUT pin. Digital input (logic level) sent to the MCU through the SPI. Wake-up input on rising or falling edge or based on previous state. VKAM output supply.

- IO\_4:5 are selectable as follows:

**Safety purpose:** Digital input (logic level) to perform an IC error monitoring (both IO\_4 AND IO\_5 are used if configured as safety inputs, see [Figure 11](#)).




Figure 11. External error signal handling

## 11.14 SAFE output pins (FS0B, FS1B, RSTB)

### 11.14.1 FS0B pin

FS0B pin is the primary safe output pin. FS0B is asserted low when a fault event occurs (see [Section 12.5.5](#)). The objective of this pin is to drive an electrical safe circuitry independent from MCU to deactivate the whole system and set the ECU in a protected and known state.

After each power-on reset or after each wake-up event (LPOFF), the FS0B pin is asserted low. The MCU can decide to release the FS0B pin, when the application is ready to start. An external pull-up circuitry is mandatory connected to VDDIO or VSUP3.

- If the pull-up is connected to VDDIO, the value recommended is 5.0 k $\Omega$ , there is no current in LPOFF since VDDIO is off in LPOFF mode.
- If the pull-up is connected to VSUP3, the value must be above 10 k $\Omega$ , there is a current in the pull-up resistor to consider at application level in LPOFF mode.

### 11.14.2 FS1B pin

FS1B pin is the secondary safe output pin. FS1B is asserted low with a configurable delay ( $t_{\text{DELAY}}$ ) or duration ( $t_{\text{DUR}}$ ) when FS0B is asserted low (see [Section 12.5.6](#)). This pin can be used to:

- Open the phases of a motor after a configurable delay starting when FS0B is asserted, to demagnetize the motor coils and reduce the inductive effect when the switch is open.
- Disable an external physical layer during a configurable duration starting when FS0B is asserted, to avoid miscommunication when the module is in fail mode.
- Be a redundant safe output pin to FS0B when  $t_{\text{DELAY}} = 0$ . In this case, FS1B is asserted at the same time than FS0B.
- Any other use case where a second safety pin is needed.

After each power-on reset or after each wake-up event (LPOFF), the FS1B pin is asserted low. Then the MCU can decide to release the FS1B pin, when the application is ready to start. An external pull-up circuitry is mandatory, connected to VPU\_FS or VDDIO.

### 11.14.3 RSTB pin

The RSTB pin must be connected to MCU and is active low. An external pull-up resistor must be connected to VDDIO. In default configuration, the RST delay time has three possible values depending on the mode and product configuration:

- The longest one is used automatically following a power-on reset or when resulting from LPOFF mode (low-power off).
- The two reset durations are then available in the INIT\_FSSM register, which are 1.0 ms and 10 ms. The configured duration is finally used in the normal operation when a fault occurs leading to a reset activation. The INIT\_FSSM register is available (writing) in the INIT\_FS phase.

### 11.15 VPU\_FS (fail-safe pull-up)

This pin is intended to be the pull-up terminal of FS1B, internally attached to  $V_{\text{PRE}}$  through a reverse diode protection. This independent pull-up (compared to FS0B pull-up) avoids common cause failures between the two safe outputs. When FS1B is used with  $t_{\text{DELAY}} = 0$  or in  $t_{\text{DUR}}$  configuration, a pull-up to VDDIO is also possible, taking into account the common cause failure with the same pull-up as FS0B in the safety analysis.

### 11.16 DEBUG input (entering in debug mode)

The DEBUG pin allows the product to enter debug mode. To activate the debug mode, voltage applied to the DEBUG pin must be within the  $V_{\text{DEBUG\_IL}}$  and  $V_{\text{DEBUG\_IH}}$  range at start-up. If the voltage applied to DEBUG pin is out of these limits, during the SELECT pin configuration, the device settles into normal mode.

In debug mode, the watchdog window is fully open and no watchdog refresh is required. This allows an easy debug of the hardware and software routines (i.e. SPI commands). However, the whole watchdog functionality is kept on (WD refresh counter, WD error counter,...). WD errors are detected and counted with reaction according to WD\_IMPACT bit configuration. When the debug mode is activated, the fail-safe outputs (FS0B,

FS1B) are asserted low at start-up. The release procedure and the assertion conditions are the same than in normal mode. When the Debug mode is activated, there is no deep fail-safe state.

The CAN transceiver is set to normal operation mode by default allowing CAN communication without SPI configuration (FS1B\_CAN\_IMP bit = 0). To exit debug mode, the pin must be tied to ground through an external pull-down resistor and a power-on reset or wake-up from LPOFF occurs.

## 12 Functional device operation

### 12.1 Mode and state description of the main state machine

The device has several operation modes. The transition and conditions to enter or leave each mode are illustrated in the functional state diagram ([Figure 13](#)). Two state machines work in parallel. The main state machine controls the power management (VPRE, VCore, VCCA, VAUX,...) and the fail-safe state machine controls all the safety aspects (WD, RSTB, FS0B, FS1B,...).

#### 12.1.1 Buck or buck boost configuration

An external low-side logic level MOSFET (N-type) is required to operate in non-inverting buck-boost converter. The connection of the external MOSFET is detected automatically during the start-up phase (after a power-on reset or from LPOFF).

- If the external low-side MOSFET is **not** connected (GATE\_LS pin connected to PGND), the product is configured as a standard buck converter.
- If the external low-side MOSFET is connected (GATE\_LS pin connected to external MOSFET gate), the product is configured as a non-inverting buck-boost converter.

The automatic detection is done by pushing 300  $\mu$ A current on Gate\_LS pin and monitoring the corresponding voltage generated. If a voltage >120 mV is detected before the 120  $\mu$ s timeout, the non-inverting buck-boost configuration is locked. Otherwise, the standard buck configuration is locked. The boost driver has a current capability of  $\pm 300$  mA.

#### 12.1.2 V<sub>PRE</sub> on

Pre-regulator is an SMPS regulator. In this phase, the pre-regulator is switched on and a soft start with a specified duration  $t_{PRE\_SOFT}$  controls the VPRE output capacitor charge.

#### 12.1.3 SELECT pin configuration

This phase detects the required voltage level on VAUX and VCCA, according to the resistor value connected between the SELECT pin and Ground or VPRE, and configures the deep fail-safe function.

#### 12.1.4 V<sub>CORE</sub>/V<sub>AUX</sub>/V<sub>CCA</sub> on

In this stage, the three regulators VCore, VAUX, VCCA are switched on at the same time with a specified soft start duration. The CAN\_5V is also started at this time.

#### 12.1.5 INIT main

This mode is automatically entered after the device is 'powered on'. When RSTB is released, initialization phase starts where the device can be configured via the SPI. During INIT phase, some registers can only be configured in this mode (see [Table 18](#) and [Table 19](#)). Other registers can be written in this mode, and also in normal mode.

Once the INIT registers configurations are complete, a last register called 'INIT\_INT' must be configured to switch to normal mode. Writing data in this register (even same default values), automatically locks the INIT registers, and the product switches automatically to normal mode in the main state machine.

### 12.1.6 Normal

In this mode, all device functions are available. This mode is entered by a SPI command from the INIT phase by writing in the INIT\_INT register. While in normal mode, the device can be set to low-power mode (LPOFF) using secured SPI command.

### 12.1.7 Low-power mode off

The main state machine has three LPOFF modes with different conditions to enter and exit each LPOFF mode, as described hereafter. After wake-up from LPOFF, all the regulators are enabled by default. In LPOFF, all the regulators are switched off, except VKAM. The register configuration and the ISO pulse requirement are valid for the three LPOFF modes.

#### 12.1.7.1 LPOFF - sleep

Entering in low-power mode LPOFF - sleep is only available if the product is in normal mode by sending a secured SPI command. In this mode, all the regulators are turned off and the MCU connected to the  $V_{CORE}$  regulator is unsupplied. Only VKAM is available if VKAM is used (specific part number for VKAM on by default).

Once the 35FS4500/35FS6500 is in LPOFF - sleep, the device monitors external events to wake-up and leave the low-power mode. The wake-up events can occur and depending on the device configuration from:

- CAN Physical layer
- I/O inputs
- Timer

When a wake-up event is detected, the device starts the main state machine again by detecting the  $V_{PRE}$  configuration (buck or buck-boost), the wake-up source is reported to the dedicated SPI register, and the fail-safe state machine is also restarted.

#### 12.1.7.2 LPOFF - auto WU

LPOFF - auto WU is entered when the device is in the INIT or normal mode and if the  $V_{PRE}$  voltage level is passing the  $V_{PRE\_UV\_4P3}$  threshold (typ 4.3 V). It can be also entered by sending a secured SPI command if the product is in normal mode. It allows a POR and complete restart of the fail-safe state machine. After 1.0 ms, the device attempts to recover by switching on  $V_{PRE}$  again.

#### 12.1.7.3 LPOFF - deep FS

LPOFF - deep FS is entered when the device is in deep fail-safe and if the key is off (IO\_0 is low). To exit this mode, a transition to high level on IO\_0 is required. IO\_0 is usually connected to the key on key off signal (see [Section 12.3](#)).


#### 12.1.7.4 Register configuration in LPOFF

In LPOFF, the register settings of the main state machine are kept because the internal 2.5 V main digital regulator is available for wake-up operation. However, the register settings of the fail-safe state machine are erased because the 2.5 V fail-safe digital regulator is not available in LPOFF. As a consequence, after a wake-up event, the configuration of the fail-safe registers must be done again during initialization phase (256 ms open window).



### 12.1.7.5 ISO pulse in LPOFF

If the application has to sustain ISO pulses on  $V_{BAT}$  in LPOFF mode, the connection of an external Zener diode and a serial resistor to the ground is mandatory (see [Figure 12](#)). During repetitive ISO pulses on  $V_{BAT}$ , the capacitors connected on  $V_{SUP}$  line are more and more charged and cannot be discharged due to the extremely low-current needed to maintain wake-up capabilities on IOs, and CAN. As a consequence, if a leakage path is not created artificially with those discrete components, the voltage on  $V_{SUP}$  line can exceed the absolute maximum rating supported by this pin.



## 12.2 Mode and state description of fail-safe state machine

### 12.2.1 Select pin configuration

This phase detects the required voltage level to apply on VAUX and VCCA according to the resistor value connected between the SELECT pin and Ground or VPRES, and the deep fail-safe configuration. This mode is the equivalent mode seen in the main state machine. In the fail-safe machine this detection is used to internally set the UV/OV threshold on VCCA and VAUX for the voltage supervision, and to enable/disable the deep fail-safe feature.

### 12.2.2 ABIST

Included in the fail-safe machine, the analog built-in self-test (ABIST) verifies the correct functionality of the analog part of the device like the overvoltage and undervoltage detections of the voltage supervisor and the fail-safe outputs feedback. ABIST fail does not gate the RSTB pin release, but prevents the FS0B and FS1B pins release. It allows the MCU diagnostic, keeping the application in safe state.

### 12.2.2.1 ABIST1

The first ABIST1 ([Table 9](#)) is always run at start-up and after each wake-up event when device is in LPOFF mode.

**Table 9. Regulators and fail-safe pins checked during ABIST1**

| Parameters                 | Overvoltage | Undervoltage | OK/NOK |
|----------------------------|-------------|--------------|--------|
| VPRE                       | X           |              |        |
| VCORE<br>(including FCRBM) | X           | X            |        |
| VCCA                       | X           | X            |        |



Table 9. Regulators and fail-safe pins checked during ABIST1...continued

| Parameters | Overvoltage | Undervoltage | OK/NOK |
|------------|-------------|--------------|--------|
| RSTB       |             |              | X      |
| FS0B       |             |              | X      |

### 12.2.2.2 ABIST2

The second ABIST2 ([Table 10](#)) is run on demand by a SPI command from the MCU. ABIST2 must be executed and pass for FS1B and VAUX, when VAUX is declared safety critical (overvoltage and/or undervoltage have an impact on fail-safe outputs) to release the FS0B pin. Consequently, ABIST2 must be executed at start-up and after each wake-up event when device is in LPOFF mode, to release the fail-safe pin FS0B.

Table 10. Regulators and fail-safe pins checked during ABIST2

| Parameters | Overvoltage | Undervoltage | OK/NOK |
|------------|-------------|--------------|--------|
| VAUX       | X           | X            |        |
| FS1B       |             |              | X      |

### 12.2.3 Release RSTB

In this state, the device releases the RSTB pin.

### 12.2.4 INIT\_FS

This mode is automatically entered after the device is 'powered on' and the built-in self-test (analog ABIST1) has been executed. This INIT\_FS mode starts as soon as RSTB is released.

In this mode, the device can be configured via the SPI within a maximum time of 256 ms, including first watchdog refresh. Some registers can only be configured in this mode and is locked when leaving INIT\_FS mode (see [Table 18](#) and [Table 19](#)). It is recommended, to configure the device first before sending the first WD refresh. As soon as the first good watchdog refresh is sent by the MCU, the device leaves this mode and goes into normal WD mode.

### 12.2.5 Normal WD

In this mode, the device waits for a periodic watchdog refresh coming from the MCU, within a specific configured window timing. Configuration of the watchdog window period can be set during INIT\_FS phase or in this mode. This mode is exited if a fault occurs leading to an RSTB activation (external reset request included).

### 12.2.6 Assert RSTB

When the reset pin is asserted low by the device, a delay runs, to release RSTB, if there are no faults present. The reset low duration time is configurable via the SPI in the INIT\_FSSM register, which is accessible for writing only in the INIT\_FS phase.

### 12.2.7 Assert FSxB and ABIST2

These functions are executed in parallel to INIT\_FS or normal WD states of the fail-safe state machine.

## 12.3 Deep fail-safe state

When the deep fail-safe function is enabled, the fail-safe state machine monitors and counts the number of faults happening, in case of fault detection (see [Section 12.5.3](#)). As soon as either the fault error counter

reaches its final value or the RESET pin remains asserted low for more than 8.0 s, the device moves to deep fail-safe state in the functional state diagram (Figure 13).

When the device is in deep fail-safe state, all the regulators are off (except VKAM if VKAM was on), RSTB, FS0B, and FS1B are activated. To exit this state, a key off/key on action is needed. IO\_0 is usually connected to key signal. Key off (IO\_0 low) moves the device to LPOFF-deep FS, and key on (IO\_0 high) wakes up the device.

During power up phase, the 8.0 s timer starts when the fail-safe state machine enters in the 'Wait\_VPRE' state and stops when the RSTB pin is released. During 'INIT\_FS' state, the 8.0 s timer can be disabled in the register INIT\_FS\_IMPACT. During 'normal WD' state, the 8.0 s timer is activated at each RSTB pin assertion.

12.4 Functional state diagram




Figure 13. Simplified state diagram

12.5 Fail-safe machine

To fulfill safety critical applications, the 35FS4500/35FS6500 integrates a dedicated fail-safe machine (FSM). The FSM is composed of three main sub-blocks: the voltage supervisor (VS), the fail-safe state machine

(FSSM), and the fail-safe output driver (FSO). The FSM is electrically independent from the rest of the circuitry, to avoid common cause failure.

For this reason, the FSM has its own voltage regulators (analog and digital), dedicated band gap, and its own oscillator. Three power supply pins (VSUP 1, 2, and 3) are used to overcome a pin lift issue. The internal voltage regulators are directly connected on VSUP (one bonding wire per pin is used). Additionally, the ground connection is redundant as well to avoid any loss of ground.

All the voltages generated in the device are monitored by the voltage supervisor (under and overvoltage) owing to a dedicated internal voltage reference (different from the one used for the voltage regulators). The result is reported to the MCU through the SPI and delivered to the fail-safe state machine (FSSM) for action, in case of a fault. All the safety relevant signals feed the FSSM, which handles the error handling and controls the fail-safe outputs.

There are three fail-safe outputs: RSTB (asserted low to reset the MCU), FS0B, and FS1B (asserted low to control any fail-safe circuitry). The fail-safe machine is in charge of bringing and maintaining the application in a fail-safe state.

### 12.5.1 Fail-safe machine state diagram




Figure 14. Detailed fail-safe state diagram

## 12.5.2 Watchdog operation

A simple windowed watchdog is implemented in the 35FS4500/35FS6500. The watchdog must be continuously triggered by the MCU in the open watchdog window, otherwise an error is generated. The error handling and watchdog operations are managed by the fail-safe state machine. For debugging purpose, this functionality can be inhibited by setting the right voltage on the DEBUG pin at start-up.

The watchdog window duration is selectable through the SPI during the INIT\_FS phase or in normal mode. The following values are available: 1.0 ms, 2.0 ms, 3.0 ms, 4.0 ms, 6.0 ms, 8.0 ms, 12 ms, 16.0 ms, 24 ms, 32 ms, 64 ms, 128 ms, 256 ms, 512 ms, and 1024 ms. The watchdog can also be inhibited through the SPI register in INIT\_FS phase to allow "reprogramming" (i.e. at vehicle level thru CAN).

The MCU must write in the WD\_ANSWER register during the OPEN watchdog window. In that case, the watchdog window is restarted. If the WD\_ANSWER is accessed during the CLOSED watchdog window, the WD error counter is incremented and the watchdog window is restarted. Anything can be written in the WD\_ANSWER register to refresh the watchdog, regardless of the LFSR register value.

### 12.5.2.1 Normal operation (first watchdog refresh)

At power up, when the RSTB is released as high (after around 16.5 ms), the INIT phase starts for a maximum duration of 256 ms and this is considered as a fully open watchdog window. During this initialization phase, the MCU can configure the product, and no WD error will be detected.

When the configuration is done, the MCU accesses the WD\_ANSWER SPI register to send the first WD refresh. When the watchdog is properly refreshed during the open window, the 256 ms open window is stopped and the initialization phase is finished. If the watchdog is not refreshed during this 256 ms open window (INIT\_FS phase), the device asserts the RSTB, FS0B, and the fault error counter is incremented by '1'.

After a good watchdog refresh, the device enters the Normal WD refresh mode, where open and closed windows are defined either by the configuration made during initialization phase in the WD\_WINDOW register ([Table 87](#)), or by the default value already present in this register (3.0 ms).

### 12.5.2.2 Normal watchdog refresh

The watchdog must be refreshed during every open window of the window period configured in the register WD\_ANSWER. Any WD refresh restarts the window. This ensures the synchronization between MCU and 35FS4500/35FS6500.

The duration of the 'window' is selectable through the SPI with no access restriction, meaning the window duration can be changed in the INIT phase or normal mode. Doing the change in normal operation allows the system integrator to configure the watchdog window duration on the fly:

- The new WD window duration (except after disable) is taken into account when a proper write access in the WD\_ANSWER register occurs or when the previous WD window is finished without any writing (WD timeout).
- The new WD window duration after disable is taken into account when the SPI command is validated.

The duty cycle of the window is set to 50 %  $\pm$  10 % and is not modifiable.




Figure 15. Windowed watchdog with FS clock accuracy

### 12.5.2.3 Watchdog in debug mode


When the device is in debug mode (entered via the DEBUG pin), the watchdog continues to operate, but does not affect the device operation by asserting a reset of the fail-safe pins. For the user, operation appears without the watchdog. If needed and to debug the watchdog itself, the user can operate as in normal mode and check the watchdog refresh counter, the watchdog error counter, and the reset counter. This allows the user to debug their software and ensure a good watchdog strategy in the application.

### 12.5.2.4 Wrong watchdog refresh handling

Error counters and strategy are implemented in the device to manage wrong watchdog refreshes from the MCU. According to consecutive numbers of wrong watchdog refreshes, the device can decide to assert the RSTB and/or FS0B pin, depending on the safety configuration set during the INIT\_FS phase (WD\_IMPACT bit in INIT\_SF\_IMPACT register, [Table 85](#)).

### 12.5.2.5 Watchdog error counter

The watchdog error counter is implemented in the device to filter the incorrect watchdog refresh. Each time a watchdog failure occurs, the device increments this counter by 2. The WD error counter is decremented by 1 each time the watchdog is properly refreshed. This principle ensures a cyclic 'OK/NOK' behavior converges to a failure detection. To allow flexibility in the application, the maximum value of this counter is configurable in the INIT\_WD\_CNT register, but only when device is in INIT\_FS mode.



12.5.2.6 Watchdog refresh counter

The watchdog refresh counter is used to decrement the fault error counter. Each time the watchdog is properly refreshed, the watchdog refresh counter is incremented by '1'. Each time the watchdog refresh counter reaches '6' and if next WD refresh is also good, the fault error counter is decremented by '1' (case with WD\_CNT\_RFR\_1:0 configured at 6).

Whatever the position the watchdog refresh counter is in, each time there is a wrong refresh watchdog, the watchdog refresh counter is reset to '0'. To allow flexibility in the application, the maximum value of this watchdog refresh counter is configurable in the INIT\_WD\_CNT register, but only when device is in INIT\_FS mode.




Table 11. Watchdog error table

|     |  | Window   |        |
|-----|--|----------|--------|
|     |  | CLOSED   | OPEN   |
| SPI | Valid write access to WD_ANSWER        | WD_NOK   | WD_OK  |
|     | No write access to WD_ANSWER (timeout) | No_issue | WD_NOK |

Any access to the watchdog register during the 'closed' watchdog window is considered as a wrong watchdog refresh. Watchdog timeout, meaning no WD refresh during closed or open windows, is considered to be a wrong WD refresh.

12.5.3 Fault error counter

The fault error counter manages and counts the number of faults occurring in the application. This counter is incremented not only for the fault linked to consecutive wrong refresh watchdogs, but also for other sources of fault (undervoltage, overvoltage, external reset,...).

The fault error counter is incremented by 1, each time RSTB and/or FS0B pin is asserted. When FS0B is asserted, the fault error counter is incremented by 1, every time the watchdog error counter maximum value is reached. The fault error counter has two output values (intermediate and final).

- The intermediate value can be used to force the FS0B activation or to generate a RSTB pulse depending on the FLT\_ERR\_IMP\_1:0 bit configuration in INIT\_FAULT register.
- The final value is used to handle the transition to deep fail-safe when the SELECT pin is connected to Ground. If the SELECT pin is connected to VPRE, the main state machine remains in normal mode and the regulators remain on.

The intermediate value of the fault error counter is configurable to '1' or '3' using the FLT\_ERR\_FS bit in the INIT\_FAULT register (Table 82). The final value of the fault error counter is based on the intermediate configuration. This configuration must be done during the INIT\_FS phase.



- FLT\_ERR\_FS = 0/Intermediate = 3; Final = 6 (Figure 18).
- FLT\_ERR\_FS = 1/Intermediate = 1; Final = 2 (Figure 19).

In any condition, if the RSTB pin is asserted low for a duration longer than eight seconds, the device goes to:

- Deep fail-safe if the DFS function is enabled (SELECT pin connected to ground)
- LPOFF-sleep if the DFS function is disabled (SELECT pin connected to VPRE)

The following faults lead to an increment of the fault error counter and can be configured:

- Watchdog error counter = max value (6 by default)
- VCore, VCCA, VAUX undervoltage
- FCRBM follows VCore configuration
- IO\_45 error detection (external IC error)

The following faults lead to an increment of the fault error counter and cannot be configured:

- VPRE overvoltage
- Watchdog refresh not OK or watchdog timeout during INIT phase
- SPI DED
- ABIST1, ABIST2 fail
- RSTB short to high (by cascaded effect of FS0B assertion)
- External reset (except reset extension by MCU after reset assertion by the device)




Figure 18. Fault error counter (FLT\_ERR\_FS = 0, WD\_CNT\_RFR = 6)




Figure 19. Fault error counter (FLT\_ERR\_FS = 1, WD\_CNT\_RFR = 6)

### 12.5.3.1 Fault error counter intermediate value

Figure 20 illustrates the fault error counter increment when the watchdog error counter maximum value is reached.




Figure 20. Example of WD operation generating a reset (WD\_CNT\_ERR = 6)

Figure 21 illustrates the RSTB and FS0B possible behavior at the fault error counter intermediate value depending on WD\_IMPACT\_1:0 and FLT\_ERR\_IMP\_1:0 bits configurations:

- #1, WD\_IMPACT\_1:0 = '01' and FLT\_ERR\_IMP\_1:0 = '01': WD impact on RSTB only and FS0B is asserted low if FLT\_ERR\_CNT ≥ intermediate value
- #2, WD\_IMPACT\_1:0 = '10' and FLT\_ERR\_IMP\_1:0 = '10': WD impact on FS0B only and RSTB is asserted low if FLT\_ERR\_CNT ≥ intermediate value and WD error counter = WD\_CNT\_ERR[1:0]




Figure 21. Example of RTSB and FS0B behavior when FLT\_ERR\_CNT ≥ intermediate value

### 12.5.3.2 Fault error counter at start-up or resuming from LPOFF mode

At start-up or when resuming from LPOFF mode, the fault error counter starts at level 1 and FS0B is asserted low. To release FS0B, the fault error counter must go back to a '0' value due to several consecutive good watchdog refreshes. The right command is sent to the RELEASE\_FSxB register (Figure 23). With the default watchdog refresh counter configuration (WD\_RFR\_CNT = 6), seven consecutive good watchdog refreshes decrease the fault error counter to 0 (Figure 22).





Figure 22. Example of WD operation leading a decrement of the fault error counter (WD\_CNT\_RFR = 6)



### 12.5.4 RESET (RSTB) activation

The activation of RSTB depends on the fail-safe state machine configuration performed during the INIT\_FS phase.

The following faults impact on RSTB activation can be configured:

- Watchdog error counter = max value (6 by default)
- VCORE, VCCA, VAUX undervoltage
- VCORE, VCCA, VAUX overvoltage
- FCRBM follows VCORE configuration
- Fault error counter level

The following faults impact on RSTB activation cannot be configured:

- VPRE overvoltage
- Watchdog refresh not OK or watchdog timeout during INIT phase
- FS0B short to high
- RSTB pulse requested by SPI

### 12.5.5 Fail-safe output (FS0B) activation

The activation of FS0B depends on the fail-safe state machine configuration performed during the INIT\_FS phase.

The following faults impact on FS0B activation can be configured:

- Watchdog error counter = max value (6 by default)
- VCORE, VCCA, VAUX undervoltage
- VCORE, VCCA, VAUX overvoltage
- FCRBM follows VCORE configuration
- IO\_45 error detection (external IC error)
- Fault error counter level

The following faults impact on FS0B activation cannot be configured:

- VPRE overvoltage
- Watchdog refresh not OK or watchdog timeout during INIT phase
- ABIST1/2 fail
- RSTB, FS1B short to high
- FS0B low requested by SPI
- SPI DED

### 12.5.6 Fail-safe output (FS1B) activation

The activation of FS1B follows the activation of FS0B with a configurable delay ( $t_{\text{DELAY}}$ ) or for a configurable duration ( $t_{\text{DUR}}$ ).




Figure 24. FS1B simplified architecture

VPU\_FS is internally connected to VPRES with a reverse diode protection and protected against short-circuit by  $R_{\text{VPU\_FS}}$ . The  $R_{\text{FS1B}}$  resistor is needed to be robust against ISO 7637<sup>(13)</sup> pulses.

#### 12.5.6.1 $t_{\text{DELAY}}$ operation

In  $t_{\text{DELAY}}$  configuration, FS1B is asserted low with a delay after FS0B is activated, and remains asserted until it is released by the SPI.

The delay between FS0B and FS1B activation is configurable via the SPI from 0 ms to 3150 ms with the combination of FS1B\_TIME\_3:0 and FS1B\_TIME\_RANGE bits. This digital delay is generated by the fail-safe logic with an accuracy of  $\pm 10\%$ . FS1B can be activated at the same time as FS0B if  $t_{\text{DELAY}} = 0$  or after a programmable delay if  $t_{\text{DELAY}} > 0$  (Figure 25).





Figure 25.  $t_{\text{DELAY}}$  operation

To avoid common cause failures between the two safe outputs (FS0B and FS1B), the VPU\_FS pin must be used as a FS1B pull-up (Figure 24).

The switch S1 is opened by default and must be closed by a SPI command, due to the FS1B\_DLY\_REQ bit in the SF\_OUTPUT\_REQUEST register, before releasing the FS1B pin.

12.5.6.2 t<sub>DURATION</sub> operation

In t<sub>DURATION</sub> configuration, FS1B is asserted low at the same time as FS0B for a configurable duration, and is automatically released after t<sub>DURATION</sub> timing (Figure 26). The FS1B activation duration is configurable via the SPI from 0 ms to 3150 ms with the combination of the FS1B\_TIME\_3:0 and FS1B\_TIME\_RANGE bits. This digital duration is generated by the fail-safe logic with an accuracy of ±10 %.



12.5.7 Fail-safe outputs (FS0B and FS1B) release

When the fail-safe outputs FS0B and consequently FS1B are asserted low by the device due to a fault, some conditions must be validated before allowing these pins to be released by the device. These conditions are:

- ABIST2\_FS1B\_OK=1 if part number with FS1B
- ABIST2\_VAUX\_OK=1 except if VAUX\_FS\_OV\_1:0=VAUX\_FS\_UV\_1:0="00"
- Fault is removed
- Fault error counter must be at '0'
- Close the S1 switch (FS1B\_DLY\_DRV bit = 1)
- RELEASE\_FSxB register must be filled with the right value

12.5.7.1 RELEASE\_FSxB register

When a fault is removed and the fault error counter changes back to level '0', a right word must be filled in the RELEASE\_FSxB register. The value depends on the current LFSR. LSB, MSB must be swapped, and a negative operation per bit must be applied.

FS0B and FS1B can be released independently or at the same time, depending on the configuration of the first three bits of the RELEASE\_FSxB register (Table 12). The RELEASE\_FSxB write command should be done after an LFSR read command. If FS0B and FS1B are released sequentially, the procedure must be done a first time for FS0B, and a second time for FS1B.

**Note:** The LFSR register is used to secure the release of FSxB pins. It can be configured during the INIT phase but can also be written at any moment in Normal mode. It is impossible to write 0xFFFF and 0x0000 in LFSR register. A communication error is reported in case of 0x0000 and 0xFFFF write tentative and the configuration is ignored.

Table 12. RELEASE\_FSxB register based on LFSR value

|              | LFSR_7:0         | b7 | b6 | b5 | b4             | b3             | b2             | b1             | b0             |
|--------------|------------------|----|----|----|----------------|----------------|----------------|----------------|----------------|
| Release FS0B | RELEASE_FSxB_7:0 | 0  | 1  | 1  | b <sub>0</sub> | b <sub>1</sub> | b <sub>2</sub> | b <sub>3</sub> | b <sub>4</sub> |
| Release FS1B | RELEASE_FSxB_7:0 | 1  | 1  | 0  | b <sub>3</sub> | b <sub>4</sub> | b <sub>5</sub> | b <sub>6</sub> | b <sub>7</sub> |

Table 12. RELEASE\_FSxB register based on LFSR value...continued

|                       | LFSR_7:0         | b7 | b6 | b5 | b4 | b3 | b2 | b1 | b0 |
|-----------------------|------------------|----|----|----|----|----|----|----|----|
| Release FS0B and FS1B | RELEASE_FSxB_7:0 | 1  | 0  | 1  | b0 | b1 | b2 | b6 | b7 |


12.5.8 SPI DED

Some SPI registers affect some safety critical aspects of the fail-safe functions, and therefore are required to be protected against SEU (single event upset). Only fail-safe registers are concerned. During INIT\_FS mode, access to fail-safe registers for product configuration is open. Once the INIT\_FS phase is over, the Hamming circuitry is activated to protect registers content.

At this stage, if there is one single bit flip, the detection is made due to Hamming code, the error is corrected automatically (fully transparent for the user), and a flag is sent. If there are two errors (DED - dual error detection), the detection is made due to Hamming code but detected errors cannot be corrected. The flag is sent and FS0B is activated.

12.6 Input voltage range

Due to the flexibility of the pre-regulator, the device can cover a wide battery input voltage range. However, a more standard voltage range can still be covered using only the buck configuration.



- $V_{SUP} > 28\text{ V}$ : Potential  $V_{PRE}$  thermal limitation

$R_{DS(on)}$ , Current limitation and overcurrent detection are specified for  $V_{SUP} < 28$  V.

- $V_{SUP} > 19$  V: MUX\_OUT limitation

$V_{SENSE}$  and IO\_0 maximum analog input voltage range is 19 V. Internal 2.5 V reference voltage accuracy degraded.

- Buck only,  $V_{SUP} < V_{SUP\_UV\_7}$ :

CAN communication is guaranteed for  $V_{SUP} > 6.0$  V. For  $V_{CCA}$  and  $V_{AUX}$  5.0 V configuration, undervoltage triggers at low  $V_{SUP}$  (See [Section 9](#),  $V_{CCA\_UV\_5}$  and  $V_{AUX\_UV\_5}$ ).

## 12.7 Power management operation

A thermal sensor is implemented as close as possible to the pass transistor of each regulator ( $V_{PRE}$ ,  $V_{CORE}$ ,  $V_{CCA}$ ,  $V_{CAN}$ ) and an associated individual thermal shutdown ( $T_{SD}$ ) protects these regulators independently. When the  $T_{SD}$  threshold of a specific regulator is reached, this regulator only is switched off and the information is reported in the main state machine. The regulator restarts automatically when the junction temperature of the pass transistor decrease below the  $T_{SD}$  threshold.

### 12.7.1 VPRE voltage pre-regulator

A highly flexible SMPS pre-regulator is implemented in the 35FS4500/35FS6500. Depending on the input voltage requirement, the device can be configured as 'non-inverting buck-boost converter' ([Figure 29](#)) or 'standard buck converter' ([Figure 28](#)). An external logic level MOSFET (N-type) is required to operate in 'non-inverting buck-boost converter'. The connection of the external MOSFET is detected automatically during the start-up phase.

The converter operates in current control mode in any configuration. The high-side switching MOSFET is integrated to make the current control easier. The PWM frequency is fixed at a typical 440 kHz. The compensation network is fully integrated. The  $V_{PRE}$  output voltage is regulated between 6.0 V and 7.0 V.

If the full current capability is not used for  $V_{CORE}$ ,  $V_{CCA}$ ,  $V_{AUX}$ , and  $CAN\_5V$ , an additional external LDO can be connected to  $V_{PRE}$  to fulfill application needs, while the current load remains below the maximum current capability in all conditions.





Figure 28. Pre-regulator: buck configuration






**Figure 29. Pre-regulator: buck boost configuration**

When the converter is set up to work in boost mode at low  $V_{SUP}$ , the transition between buck and boost mode is automatically handled by the device at the  $V_{SUP\_UV\_7}$  threshold. Transition between buck mode and boost mode is based on hysteresis (Figure 30).

- When  $V_{SUP} > V_{SUP\_UV\_7}$ , the converter works in buck mode and the VPRE output is regulated at 6.5 V typ.
- When  $V_{SUP} < V_{SUP\_UV\_7}$ , the converter works in boost mode and the VPRE output is regulated at 6.3 V typ.



**Figure 30. Transition between buck and boost**

12.7.1.1 Power up and power down sequence




Figure 31. Buck configuration power up and power down




Figure 32. Buck boost configuration power up and power down

12.7.1.2 Cranking management

When VPRE is set up to work in buck only mode, the application can work down to  $V_{SUP} = V_{SUP\_UV\_L\_B} = 4.5\text{ V}$  with a minimum of 500 mA current guaranteed on VPRE.




Figure 33. Behavior during cranking (buck configuration)

When  $V_{PRE}$  is set up to work in buck-boost mode, the application can work down to  $V_{SUP} = V_{SUP\_UV\_L} = 2.7\text{ V}$  with a minimum of 300 mA current guaranteed on  $V_{PRE}$ . The buck-boost configuration helps to pass the LV124 specification requiring a minimum of 3.2 V on  $V_{BAT}$  supply during cold cranking conditions.





Figure 34. Behavior during cranking (buck boost configuration)

12.7.1.3 Light load condition


To improve the converter efficiency and avoid any unwanted output voltage increase, the VPRE voltage regulator operates in pulse skipping mode during light load conditions.

The transition between normal mode and pulse skipping mode is based on the comparison between the error amplifier output (EA\_out) and pre-defined thresholds  $V_{PRE\_LL\_H}$  and  $V_{PRE\_LL\_L}$ . When the error amplifier output reaches  $V_{PRE\_LL\_L}$ , the VPRE high-side transistor is switched off. When the error amplifier output reaches  $V_{PRE\_LL\_H}$ , the VPRE high-side transistor is switched on again for the next switching period (Figure 35).



12.7.1.4 Input power feed forward condition

To improve the converter efficiency during high input power conditions, the VPRE switching frequency is reduced from 440 kHz to 220 kHz, when  $V_{SUP} > V_{SUP\_IPFF}$ , to decrease the switching losses. The transition between the two frequencies is transparent for the application.



12.7.1.5 Overcurrent detection and current limitation

12.7.1.5.1 Overcurrent protection:

To ensure the integrity of the high-side MOSFET, an overcurrent detection is implemented. The regulator is switched off by the main state machine when the  $I_{PRE\_OC}$  overcurrent detection threshold is reached three consecutive times. The overcurrent detection is blanked when the pass transistor is switched on during  $t_{PRE\_OC}$  to avoid parasitic switch off of the high-side gate driver.


The VPRE output voltage decrease causes an undervoltage condition on one of the cascaded regulators (VCORE, VCCA, VAUX) and brings the device into fail-safe state. The overcurrent protects the regulator in case the SW\_PRE pin is shorted to GND. The overcurrent works in buck mode only.

#### 12.7.1.5.2 Current limitation:

A current limitation is also implemented to avoid uncontrolled power dissipation inside the device (duty cycle control) and limits the current. VPRE current limitation is automatically set based on the buck or buck-boost configuration. In buck only mode, the lowest current limitation  $I_{PRE\_LIM2}$  is applied while in buck-boost mode, the highest current limitation  $I_{PRE\_LIM1}$  is applied. The current limitation is blanked when the pass transistor is switched on during  $t_{PRE\_BLK\_LIM}$  to allow short-circuit detection on the SW\_PRE pin.

When  $I_{PRE\_LIM}$  threshold is reached during buck mode, the high-side integrated MOSFET is switched off. When the  $I_{PRE\_LIM}$  threshold is reached during boost mode, the external low-side MOSFET is switched off. In both cases, the MOSFET is not switched on again before the next rising edge of the switching clock.

The current limitation induces a duty cycle reduction and leads to the VPRE output voltage gradually dropping, which may cause an undervoltage condition on one of the cascaded regulators (VCORE, VCCA, VAUX) and bring the device to the fail-safe state. The current limitation does not switch off the regulator. The current limitation protects the regulator when the VPRE pin is shorted to GND.



#### 12.7.1.6 VPRE voltage monitoring

The overvoltage detection switches off the regulator. The undervoltage detector is disabled when the regulator is switched off, reporting an undervoltage. Diagnostic is reported in the dedicated register and generates an Interrupt. The undervoltage detection does not switch off the regulator. However, VPRE decrease may induce an undervoltage on a regulator attached to VPRE (VCORE, VCCA, VAUX, or CAN\_5V), and bring the application in fail-safe state depending on the supervisor configuration (registers INIT\_VCORE\_OVUV\_IMPACT, INIT\_VCCA\_OVUV\_IMPACT, INIT\_VAUX\_OVUV\_IMPACT).

12.7.1.7 VPRE efficiency

VPRE efficiency versus current load is given for information based on typical external component criteria described in [Figure 38](#), close to the graph and at typical automotive V<sub>SUP</sub> voltage(14 V). The efficiency is valid in buck mode only and above a 200 mA load on VPRE, to be in continuous mode on the 22 µH inductor. The efficiency is calculated and has to be verified by measurement at the application level.




Figure 38. VPRE efficiency

12.7.2 VCORE voltage regulator

This voltage regulator is a step-down DC–DC converter in the FS6500 series and a linear regulator in the FS4500 series.

12.7.2.1 VCORE DC–DC converter

The 35FS6500 voltage regulator is a step-down DC–DC converter operating in voltage control mode. The high-side switching MOSFET, connected to VPRE, is integrated in the device, and the PWM frequency is fixed at 2.4 MHz typical. The output voltage is configurable from a 1.0 V to 5.0 V range, and adjustable around these voltages with an external resistor divider (R3/R4) connected between V<sub>CORE</sub> and the feedback pin (FB\_ CORE) ([Figure 39](#)).  $V_{CORE} = V_{CORE\_FB} \times ((R3 + R4)/R4)$ .

The voltage accuracy is ±2.0 % (without the external resistor bridge R3/R4 accuracy) and the max output current is 1.5 A. The stability of the overall converter is done by an external compensation network (R1/C1/R2/ C2) connected to the pin COMP\_ CORE. It is recommended to use 1.0 % accuracy resistors and set R4 = 8.06 kΩ and adjust R3 to obtain the final V<sub>CORE</sub> voltage needed for the MCU core supply.




Figure 39. V\_CORE buck regulator

### 12.7.2.2 Light load condition

To improve the converter efficiency and avoid any unwanted output voltage increase, the V\_CORE voltage regulator operates in pulse skipping mode during light load conditions. The principle is the same as the VPRE implementation described in detail in [Section 12.7.1.3](#).

### 12.7.2.3 Current limitation

A current limitation is implemented to avoid uncontrolled power dissipation inside the device (duty cycle control) and limits the current below  $I_{CORE\_LIM}$ . The current limitation is banked when the pass transistor is switched on during  $t_{CORE\_BLK\_LIM}$  to avoid parasite detection. When the  $I_{CORE\_LIM}$  threshold is reached, the high-side integrated MOSFET is switched off. The MOSFET is not switched on again before the next rising edge of the switching clock.

The current limitation induces a duty cycle reduction and leads to the V\_CORE output voltage to fall gradually and may cause an undervoltage condition, bringing the device into a fail-safe state. The current limitation does not switch off the regulator.

### 12.7.2.4 Voltage monitoring

The overvoltage detection switches off the regulator. The regulator remains on during an undervoltage detection. Diagnostic is reported in the dedicated register, generates an interrupt, and may bring the application into the fail-safe state, depending on the supervisor configuration (register INIT\_VCORE\_OVUV\_IMPACT).

For safety purposes, the FCRBM pin monitors the external resistor bridge (R3/R4) used to set up the final V\_CORE voltage through a second resistor bridge (R3b/R4b) to detect an external resistor drift or disconnection. The monitoring compares the FB\_CORE and FCRBM pins ([Figure 40](#)) and triggers when  $FB\_CORE - FCRBM > \pm 150$  mV max.




Figure 40. Feedback core resistor bridge monitoring (FCRBM)

If the second resistor bridge (R3b/R4b) is not mounted, FCRBM must be connected directly to FB\_CORE to satisfy  $FB\_CORE = FCRBM$  in all conditions.

12.7.2.5 V\_CORE efficiency

V\_CORE efficiency versus current load is given for information based on typical external component criteria described in Figure 41, close to the graph and at three typical V\_CORE voltages (5.0 V, 3.3 V, and 1.2 V), covering most of the MCU supply ranges. The efficiency is valid above a 200 mA load on V\_CORE to be in continuous mode in the 2.2 μH inductor. The efficiency is calculated and has to be verified by measurement at the application level. One major contributor degrading the efficiency at V\_CORE = 1.2 V is the external diode during the recirculation phase. The lower the diode forward voltage (V\_F) is, the better the efficiency.




Figure 41. V\_CORE efficiency

12.7.2.6 V\_CORE linear regulator

The 35FS4500 voltage regulator is a linear regulator. The pass device, connected to VPRE, is integrated. The output voltage range is configurable from 1.0 V to 5.0 V, and adjustable around these voltages with an external resistor divider (R3/R4) connected between V\_CORE and the feedback pin (FB\_CORE) (see Figure 42).  $V\_CORE = V\_CORE\_FB \times ((R3 + R4)/R4)$ .

The voltage accuracy is ±2.0 % (without the external resistor bridge R3/R4 accuracy) and the max. output current is 0.5 A. In this case, the BOOT\_CORE and COMP\_CORE pins (used in buck converter mode only)



must be left open. It is recommended to use 1.0 % accuracy resistors and set  $R4 = 8.06 \text{ k}\Omega$  and adjust  $R3$  to obtain the final  $V_{\text{CORE}}$  voltage needed for the MCU core supply. When  $V_{\text{CORE}}$  is used in linear mode, the power dissipation must be taken into account at low-voltage.




Figure 42.  $V_{\text{CORE}}$  linear regulator

#### 12.7.2.7 Current limitation

Similar to the buck converter mode, a current limitation is implemented to avoid uncontrolled power dissipation inside the device (see [Section 12.7.2.3](#)).

#### 12.7.2.8 Voltage monitoring

The linear regulator has the same voltage monitoring than the DC–DC buck converter (see [Section 12.7.2.4](#)).

#### 12.7.3 Charge pump and bootstrap

Both switching MOSFETs of  $V_{\text{PRE}}$  and  $V_{\text{CORE}}$  SMPS are driven by external bootstrap capacitors. Additionally, a charge pump is implemented to ensure 100 % duty cycle for both converters. Each converter uses a 100 nF external capacitor minimum to operate properly.

#### 12.7.4 VCCA voltage regulator

$V_{\text{CCA}}$  is a linear voltage regulator mainly dedicated to supply the MCU I/Os, especially the ADC. The output voltage is selectable at 5.0 V, or 3.3 V. Since this output voltage can be used to supply MCU I/Os, the output voltage selection is done using an external resistor connected to the SELECT pin and ground or  $V_{\text{PRE}}$ . When  $V_{\text{CCA}}$  is used with the internal MOS transistor, the  $V_{\text{CCA\_E}}$  pin must be connected to  $V_{\text{PRE}}$ . The voltage accuracy is  $\pm 1.0 \%$  for 5.0 V and 3.3 V configuration with an output current capability at 100 mA.

When  $V_{\text{CCA}}$  is used with an external PNP transistor to boost the current capability up to 300 mA, the connection is detected automatically during the start-up sequence of the 35FS4500/35FS6500. In such condition, the internal pass transistor is switched off and all the current is driven through the external PNP to reduce the internal power dissipation. The output voltage accuracy with an external PNP is reduced to  $\pm 3.0 \%$  at 300 mA current load. The  $V_{\text{CCA}}$  output voltage is used as a reference for the auxiliary voltage supply ( $V_{\text{AUX}}$ ) when  $V_{\text{AUX}}$  is configured as a tracking regulator.

#### 12.7.4.1 Current limitation

A current limitation is implemented to avoid uncontrolled power dissipation of the internal MOSFET or external PNP transistor. By default, the current limitation threshold is selected based on the auto detection of the external PNP during start-up phase.

- When the internal MOSFET transistor is used, the current is limited to  $I_{CCA\_LIM\_INT}$  and the regulator is kept on
- When the external PNP transistor is used, the current is limited to  $I_{CCA\_LIM\_OUT}$  and the regulator is switch off after a dedicated duration  $t_{CCA\_LIM\_OFF}$  under current limitation. A SPI command is needed to restart the regulator.

In case of an external PNP configuration only, the lowest current limitation threshold can be selected by the SPI in the register INIT\_VREG instead of the highest one. A current limitation foldback scheme is implemented to reduce the current limitation to  $I_{CCA\_LIM\_FB}$  when  $V_{CCA}$  is below  $V_{CCA\_LIM\_FB}$ , limiting the power dissipation in the external PNP transistor during a short-circuit to GND of the  $V_{CCA}$  pin.

#### 12.7.4.2 Voltage monitoring

The overvoltage detection switches off the regulator. The regulator remains on if an undervoltage is detected. A diagnostic is reported in the dedicated register, generating an Interrupt and may bring the application into fail-safe state, depending on the supervisor configuration (register INIT\_VCCA\_OVUV\_IMPACT).


#### 12.7.5 VAUX voltage regulator

VAUX is a highly flexible linear voltage regulator, which can be used either as an auxiliary supply dedicated to additional device in the ECU or as a sensor supply (i.e. outside the ECU). An external PNP transistor must be used (no internal current capability).

If VAUX is not used in the application, the VAUX, VAUX\_E, and VAUX\_B pins must be left open. It is recommended to turn the  $V_{AUX}$  driver off and disable the  $V_{AUX}$  safety impact by the SPI ( $VAUX\_EN=0$  in REG\_MODE register and all bits of INIT\_VAUX\_OVUV\_IMPACT register at 0).

If VAUX is used as an auxiliary supply, the output voltage is selectable between 5.0 V and 3.3 V. Since this voltage rail can be used to supply MCU IOs, the selection is done with an external resistor connected between the SELECT pin and ground or VPRE. In such case, the voltage accuracy is  $\pm 3.0\%$ , with a maximum output current capability of 400 mA.


If VAUX is used as a sensor supply rail, the output voltage is selectable between 5.0 V and 3.3 V.  $V_{CCA}$  can be used as reference for the sensor supply used as tracker. In this case, the  $V_{AUX}$  voltage must match  $V_{CCA}$ , limiting the resistor configuration at the SELECT pin to 5.1 k $\Omega$  ( $V_{AUX} = V_{CCA} = 3.3$  V) and 12 k $\Omega$  ( $V_{AUX} = V_{CCA} = 5.0$  V). The tracker mode selection is done during the INIT phase and secured (bit VAUX\_TRK\_EN in the INIT\_VREG register). The tracking accuracy is  $\pm 15$  mV.



**Figure 43. Example of  $V_{AUX}$  used in tracker mode**

#### 12.7.5.1 Current limitation

A current limitation is implemented to avoid uncontrolled power dissipation of the external PNP transistor. The current is limited to  $I_{AUX\_LIM}$  and the regulator is switch off after a dedicated duration  $t_{AUX\_LIM\_OFF}$  under current limitation. A SPI command is needed to restart the regulator. A current limitation foldback scheme is implemented to reduce the current limitation to  $I_{AUX\_LIM\_FB}$  when  $V_{AUX}$  is below  $V_{AUX\_LIM\_FB}$ , limiting the power dissipation in the external PNP transistor during a short-circuit to GND of the  $VAUX$  pin.



**Figure 44.  $V_{AUX}$  current limitation scheme with foldback mechanism**

### 12.7.5.2 Voltage monitoring

The overvoltage detection switches off the regulator. The regulator remains on if an undervoltage is detected. A diagnostic is reported in the dedicated register, generating an interrupt and may bring the application into the fail-safe state, depending on the supervisor configuration (register INIT\_VAUX\_OVUV\_Impact).

### 12.7.6 CAN\_5V voltage regulator

The CAN\_5V voltage regulator is a linear regulator fully dedicated to the internal CAN interface. By default, the CAN\_5V regulator and the undervoltage detector are enabled and the overvoltage detector is disabled. The overvoltage detector can be enabled by the SPI during INIT\_MAIN state.

If the overvoltage detector is enabled, the CAN\_5V regulator switches off when an overvoltage is detected. The undervoltage detector is disabled when the regulator is switched off reporting an undervoltage. A diagnostic is reported in the dedicated register, generating an Interrupt. The CAN\_5V regulator is not a safety regulator. Consequently, the CAN\_5V voltage monitoring (overvoltage, undervoltage) never asserts the RSTB or FS0B fail-safe pins.

If the 35FS4500/35FS6500 internal CAN FD transceiver is not used in the application, the CAN\_5V regulator can be used to supply an external standalone CAN or FLEX-RAY transceiver, provided the current load remains below the maximum current capability in all conditions. In this case, the internal CAN FD transceiver must be put into sleep mode without wake-up capability.

### 12.7.7 VKAM

The keep alive memory supply is shared with IO\_5 pin. When VKAM is used, IO\_5 is not available and vice versa. Depending on the part number selection ([Section 5.2](#)), VKAM can be on or off by default.

- If VKAM is on by default, VKAM starts as soon as VSUP3 is > 4.5 V. VKAM can still be turned off/on by the SPI.
- If VKAM is off by default, VKAM is turned on/off by the SPI.




Figure 45. VKAM start-up strategy

VKAM is the only supply available in low-power mode (LPOFF). VKAM can be used to supply the MCU static RAM or any other external IC which does not exceed the current capability. A current limitation is implemented. Neither voltage monitoring, nor thermal shutdown are implemented. VKAM can be selected at the MUX\_OUT pin to be monitored by the MCU ADC. The VKAM supply is available down to  $V_{SUP} = V_{SUP\_UV\_L} = 2.7$  V when the device is in normal mode, and down to  $V_{SUP} = 4.5$  V when the device is in low-power mode off.

12.7.8 Power dissipation

The 35S4500/35FS6500 provides high performance SMPS and linear regulators to supply high end MCUs in automotive applications. Each regulator can deliver:

- $V_{PRE}$  (6.5 V) up to 2.0 A
- $V_{CORE}$  (from 1.0 V to 5.0 V range) up to 1.5 A
- $V_{CCA}$  (3.3 V or 5.0 V) up to 100 mA (with internal MOS) or up to 300 mA (with external PNP)
- $V_{AUX}$  (3.3 V or 5.0 V) up to 400 mA (with external PNP)
- $V_{CAN}$  (5.0 V) up to 100 mA

A thermal dissipation analysis has to be performed based on the application use case to ensure the maximum silicon junction temperature does not exceed 150 °C.

Two use cases covering the two main V<sub>CORE</sub> voltage configurations are provided in [Figure 46](#).

- use case 1:  $V_{CORE}$  = 3.3 V,  $I_{CORE}$  = 0.7 A,  $V_{CCA}$  with int. MOS
- use case 2:  $V_{CORE}$  = 1.2 V,  $I_{CORE}$  = 1.4 A,  $V_{CCA}$  with ext. PNP

Both use cases have a total internal power dissipation below 0.9 W. A junction to ambient thermal resistivity of 30 °C/W allows the application to work up to an ambient temperature of 150 °C. A good soldering of the package expose pad is highly recommended to achieve such thermal performance.






Figure 46. Power dissipation use case

The main contributors to the device power dissipation are the  $V_{PRE}$ ,  $V_{CORE}$ , and  $V_{CCA}$  (when used with an internal PMOS) regulators. In comparison, the power dissipation from the Internal IC, VAUX, and CAN transceiver are negligible.  $V_{PRE}$  power dissipation is mainly induced by the loading of the regulators it is supplying, mainly  $V_{CORE}$ ,  $V_{CCA}$ , and  $V_{AUX}$  which are application dependent. The total device power dissipation, depending on the variation of these three regulators, is detailed in [Figure 47](#) with the environmental conditions in the associated table.



12.7.9 Start-up sequence

To provide a safe and well known start-up sequence, the 35FS4500/35FS6500 includes an undervoltage lockout. This  $V_{SUP\_UV\_5}$  undervoltage lockout applies when the device is under a power-on reset condition or released from LPOFF. All the different voltage rails start automatically as described in [Figure 48](#).




The final value of  $V_{AUX}$  and  $V_{CCA}$  depends on the hardware configuration (resistor values at the SELECT pin). The typical start-up sequence takes around 16.5 ms to release RSTB. RSTB can be pulled low after those 16.5 ms by the MCU, if it is not ready to run after power up. See [Section 12.7.7](#) for the VKAM start-up sequence.

## 12.8 Long duration timer

The device includes a long duration timer, with an integrated oscillator. The timer is configurable by the SPI and can operate in normal mode and low-power mode. It provides several functions and offers a large range of counting periods, as well as a calibration mechanism, for internal oscillator compensation.

The timer is not part of the safety circuitry. However it can be activated in normal mode, and all prescaler options can be selected, to allow timer circuitry verification. The timer is based on a 24-bit counter, with a 32768 Hz oscillator, allowing a 1.0 s timebase.



12.8.1 Timer characteristics

In normal operation, the timer can count up to 194 days, with 1 second resolution. In calibration mode, the prescaler 2 is bypassed and the timer can count up to 2.28 hours, with 488  $\mu$ s resolution. The calibration principle consists in activation of the counter for a dedicated and accurate duration, due to the MCU accurate clock and timing. The MCU then reads back the timer count, compares the count versus the accurate time of activation, then calculates a time offset. It is recommended to perform the calibration between -20  $^{\circ}$ C and +85  $^{\circ}$ C.

Table 13. Long duration timer characteristics

|             | Osc freq | Osc period    | Prescaler | Counter resolution | Max count |          |
|-------------|----------|---------------|-----------|--------------------|-----------|----------|
| Operation   | 32768 Hz | 30.52 $\mu$ s | 16 x 2048 | 1 s                | 4660 Hrs  | 194 days |
| Calibration | 32768 Hz | 30.52 $\mu$ s | 16        | 488 $\mu$ s        | 8192 s    | 2.28 Hrs |

12.8.2 Calibration procedure

The calibration procedure consists of activating the counter for a specific duration and comparing the result with the MCU's accurate clock and timing. Once the timer expires, the MCU reads back its final value to compare with its own accurate time of activation and to calculate a time offset. NXP recommends performing the calibration between -20  $^{\circ}$ C and 85  $^{\circ}$ C. Calibration example:

- Select the timer function 1 and set the after run value to 65535 (~32 s).
- Start the counter.
- Read the counter when the MCU RTC reaches 20 s (must be less than 30 s with  $\pm 5.0$  % oscillator accuracy).
- If the oscillator period is at exact typical value (absolutely no deviation error), expected reading is 40960.
- The exact reading calculates the error correction factor  $ECF = \text{exact\_reading} / \text{expected\_reading}$ .
- $ECF < 1$  if the oscillator is faster than the exact typical value.
- $ECF > 1$  if the oscillator is slower than the exact typical value.
- After calibration, the new after run or wake-up values to set the counter are *after run* x *ECF* and *wake-up* x *ECF*.



12.8.3 Timer functions

- **Function 1:** In normal mode, count and generate a flag or an Interrupt when the counter reaches the after run value.
- **Function 2:** In normal mode, count until the counter reaches the after run value and enters into low-power mode.
- **Function 3:** In normal mode, count until the counter reaches the after run value and enters into low-power mode. Once in low-power mode, count until the counter reaches the wake-up value and wakes up.
- **Function 4:** In low-power mode, count until the counter reaches the wake-up value and wakes up.
- **Function 5:** In low-power mode, count and do not wake-up unless the counter overflow occurs, or if the device wakes up by another source (CAN, IO).




Figure 50. Long duration timer functions

12.8.4 Timer operation

The timer is configured and operates with the LONG\_DURATION\_TIMER register. The 16-bit after-run value and the 24-bit wake-up value are configured and read in the corresponding registers.

Figure 51 describes the independent state machine of long duration timer (LDT). After a POR of the device, the LDT is in idle mode waiting for configuration. The after-run timer function starts when the LDT\_ENABLE bit is set by SPI. The wake-up timer function starts when the device enters in LPOFF mode.

- When function 1 is selected and the counter reaches the after run value (EOT), an interrupt is generated and the counter is stopped. The counter must be disabled ( $\sim$ ENABLE) before reading its value and enabled again.
- When function 2 is selected and the counter reaches the after run value (EOT), the device goes to LPOFF mode and the counter is stopped. The counter must be disabled ( $\sim$ ENABLE) before reading its value and enabled again.
- When function 3 is selected and the counter reaches the after run value (EOT), the device goes to LPOFF mode. The counter is reset and restart to count. When the counter reaches the wake-up value (EOT), the device wakes up and the counter is stopped. The counter must be disabled ( $\sim$ ENABLE) before reading its value and enabled again.
- When function 4 is selected and the counter reaches the wake-up value (EOT), the device wakes up and the counter is stopped. The counter must be disabled ( $\sim$ ENABLE) before reading its value and enabled again.
- When function 5 is selected and the counter overflows (OVRFLW), the device wakes up and the counter is stopped. The counter must be disabled ( $\sim$ ENABLE) before reading its value and enabled again. Overflow means counter max value is reached (all 24 bits at logic 1).
- When function 5 is selected and the devices wakes up by CAN, or IO, the counter is running. The counter must be disabled ( $\sim$ ENABLE) before reading its value and enabled again.




Figure 51. Long duration timer state machine

## 12.9 CAN transceiver

The CAN (controller area network) transceiver provides the physical interface between the CAN protocol controller of an MCU and the physical dual wires CAN-bus. The 35FS4500/35FS6500 integrated CAN interface is compliant with flexible data standard at 2.0 Mbit/s. It offers excellent EMC and ESD performance, and meets the ISO 11898-2<sup>(11)</sup> and ISO 11898-5<sup>(12)</sup> standards.




Figure 52. CAN simplified block diagram

12.9.1 Operating modes

12.9.1.1 Normal mode

When the CAN mode bit configuration is '11' (CAN in normal operation), the device is able to transmit information from TXD to the bus and report the bus level to the RXD pin. When TXD is high, CANH and CANL drivers are off and the bus is in the recessive state (unless it is in an application where another device drives the bus to the dominant state). When TXD is low, the CANH and CANL drivers are on and the bus is in the dominant state. When the CAN mode bit configuration is '01' (CAN in listen only), the device is only able to report the bus level to the RXD pin. The TXD driver is off and the device is not able to transmit information from TXD to the bus. TXD is maintained high by an internal pull-up resistor TXD<sub>PULL-UP</sub> connected to VDDIO.




Figure 53. CAN timing diagram

12.9.1.2 Sleep mode

When the device is in LPOFF mode, the CAN transceiver is automatically set in sleep mode with or without wake-up capability, depending on the CAN mode bit configuration. In this case, the CANH and CANL pins are pulled down to GND via the internal  $R_{IN}$  resistor, the TXD and RXD pins are pulled to GND, and both driver and receiver are off. The CAN mode is automatically changed to sleep with wake-up capability if not configured to sleep without wake-up capability when the device enters LPOFF. After LPOFF, the initial CAN mode prior to enter LPOFF is restored (Figure 54).

| CAN state before entering LPOFF |                              | CAN state after LPOFF |                              | CAN state after entering LPOFF |                              |
|---------------------------------|------------------------------|-----------------------|------------------------------|--------------------------------|------------------------------|
| CAN_mode [1:0]                  | CAN state                    | CAN_mode [1:0]        | CAN state                    | CAN_mode [1:0]                 | CAN state                    |
| 00                              | Sleep, no wake-up capability | 00                    | Sleep, no wake-up capability | 00                             | Sleep, no wake-up capability |
| 01                              | Listen only                  | 10                    | Sleep, wake-up capability    | 01                             | Listen only                  |
| 10                              | Sleep, wake-up capability    |                       |                              | 10                             | Sleep, wake-up capability    |
| 11                              | Normal                       |                       |                              | 11                             | Normal                       |

aaa-037788


Figure 54. CAN transition when device goes to LPOFF

12.9.2 Fault detection

12.9.2.1 TXD permanent dominant (timeout)

If TXD is set low for a time longer than  $t_{DOUT}$ , the CAN drivers are disabled and the CAN-bus returns to the recessive state. The CAN receiver continues to operate. This prevents the bus to be set in the dominant state permanently in case a failure sets the TXD input to a permanent low level.

The CAN\_MODE MSB bit is set to 0 and the flag TXD\_dominant is reported in the DIAG\_CAN\_1 register. The device recovers from this error detection after setting the CAN\_MODE to normal operation and when a high level is detected on TXD. The TXD failure detection is operating when the CAN transceiver is in normal mode and listen only mode.



12.9.2.2 RXD permanent recessive


If RXD is detected high for seven consecutive receive/dominant cycles, the CAN drivers and receiver are disabled and the CAN-bus returns to the recessive state. This prevents a CAN protocol controller from starting a CAN message on the TXD pin, while RXD is shorted to a recessive level and seen from a CAN controller as a bus idle state.

The CAN\_MODE MSB bit is set to 0 and the flag RXD\_REC is reported in the DIAG\_CAN\_1 register. The device recovers from this error detection after setting the CAN\_MODE to normal operation. The RXD failure detection is operating when the CAN transceiver is in normal mode and listen only mode.

12.9.2.3 CAN-bus short-circuits

CANL/CANH short to GND and CANL/CANH short to the battery are detected and reported to the device main logic. The CAN driver and receiver are not disabled. They are detected and reported to the device main logic.

CANL short to GND is detected when CANL is < 0.5 V, 500 ns after TXD is activated low, and five consecutive times, as illustrated for CANL short to GND on Figure 56. CANH short to the battery is detected when CANH is > 5.2 V, 500 ns after TXD is activated low, and five consecutive times. CANL short to the battery and CANH short to GND are detected when I<sub>CANL</sub> or I<sub>CANH</sub> > 75 mA (typ), 500 ns after TXD is activated low, and five consecutive times.



If the CAN-bus is dominant for a time longer than  $t_{DOM}$ , due for instance to an external short-circuit from another CAN node, the flag CAN\_DOM is reported in the DIAG\_CAN\_1 register. This failure does not disable the bus

driver. The CAN-bus dominant failure detection is operating when the CAN transceiver is in normal mode and listen only mode.


12.9.2.4 CAN current limitation

The current flowing in and out of the CANH and CANL driver is limited to 100 mA, in case of a short-circuit (parameters  $I_{CANL-SK}$  and  $I_{CANH-SC}$ ).

12.9.2.5 CAN overtemperature

If the driver temperature exceeds the TSD ( $T_{OT}$ ), the CAN drivers are disabled and the CAN-bus returns to the recessive state. The CAN receiver continues to operate. The CAN\_MODE MSB bit is set to 0 and the flag CAN\_OT is reported in the DIAG\_CAN\_2 register.

A hysteresis is implemented in this protection feature. The device overtemperature and recovery conditions are shown in Figure 57. The CAN drivers remain disabled until the temperature has fallen below the OT threshold minus hysteresis. The device recovers from this error detection after setting the CAN\_MODE to normal operation and when a high level is detected on TXD.



12.9.2.6 Distinguish CAN diagnostics and CAN errors

The CAN errors can generate an interruption while the CAN diagnostics are reported in the digital for information only. The interruption generated by the CAN errors can be inhibited setting the INT\_INH\_CAN bit in the INIT\_INH\_INT register. The list of CAN diagnostic and CAN error bits is provided in Table 14.

Table 14. CAN diagnostic and CAN error bits

| Register   | Bit       | Flag type  | Effect                       |
|------------|-----------|------------|------------------------------|
| DIAG_CAN_1 | CANH_BATT | Diagnostic | No impact on CAN transceiver |
|            | CANH_GND  | Diagnostic | No impact on CAN transceiver |
|            | CANL_BATT | Diagnostic | No impact on CAN transceiver |
|            | CANL_GND  | Diagnostic | No impact on CAN transceiver |
|            | CAN_DOM   | Error      | Turn off CAN transceiver     |
|            | RXD_REC   | Error      | Turn off CAN transceiver     |
|            | TXD_DOM   | Error      | Turn off CAN transceiver     |
| DIAG_CAN_2 | CAN_OT    | Error      | Turn off CAN transceiver     |
|            | CAN_OC    | Diagnostic | No impact on CAN transceiver |

12.9.3 Wake-up mechanism


The device includes bus monitoring circuitry to detect and report bus wake-ups when the device is in LPOFF and when CAN mode configuration is different from sleep/no wake-up capability. Multiple dominant pulse wake-up detection is implemented. The event must occur within the  $t_{3PTOX}$  timeout.  $t_{3PTOX} = t_{3PTO1}$  or  $t_{3PTO2}$ , depending on the SPI selection. The wake-up events are reported in the WU\_SOURCE register.

12.9.3.1 Multiple pulse detection

To activate wake-up report, three events must occur on the CAN-bus:

- event 1: a dominant level longer than  $t_{1PWU}$  followed by
- event 2: a dominant level longer than  $t_{3PWU}$  followed by
- event 3: a dominant level longer than  $t_{3PWU}$ .

The three events and the timeout function avoiding a permanent dominant state on the bus generates permanent wake-up situation which would prevent system to enter in low-power mode.



## 13 Serial peripheral interface

### 13.1 High-level overview

#### 13.1.1 SPI

The device uses a 16-bit SPI, with the following arrangement:

MOSI, Primary Out Secondary In bits:

- Bit 15 read/write
- Bit 14 main or fail-safe register target
- bit 13 to 9 (A4 to A0) to select the register address. Bit 8 is a parity bit in write mode, next bit (=0) in read mode.
- bit7 to 0 (D7 to D0): control bits

MISO, Primary In Secondary Out bits:

- bits 15 to 8 (S15 to S8) are device status bits
- bits 7 to 0 (Do7 to Do0) are either extended device status bits, device internal control register content or device flags.

[Figure 59](#) is an overview of the SPI implementation.

#### 13.1.2 Parity bit 8 calculation

The parity bit 8 is used in write mode only (bit 15 = 1). It is calculated based on the number of logic ones contained in the bit 15–9, 7–0 sequence (this is the whole 16 bits of the write command except bit 8). In read mode, the parity bit should be set to 0.

Bit 8 must be set to 0 if the number of ones is odd.

Bit 8 must be set to 1 if the number of ones is even.

#### 13.1.3 Device status on MISO

When a write operation is performed to store data or a control bit in the device, the MISO pin reports a 16-bit fixed device status composed of two bytes: device fixed status (bits 15 to 8) + extended device status (bits 7 to 0). In a read operation, MISO reports the fixed device status (bits 15 to 8), and the next eight bits are content of the selected register. A standard serial peripheral interface (SPI) is integrated to allow bidirectional communication between the 35FS4500/35FS6500 and the MCU. The SPI is used for configuration and diagnostic purposes.






Figure 59. SPI overview: SPI waveform and signals polarity

The device contains several registers. Their address is coded on 7 bits (bits 15 to 9). Each register controls or reports part of the device function. Data can be written to the register, to control the device operation or set default value or behavior. Every register can also be read back to ensure its content (default setting or value previously written) is correct.

13.1.4 Register description

Although the minimum time between two NCS low sequences is defined by  $t_{ONNCS}$  (Figure 7), two consecutive accesses to the fail-safe registers must be done with a 3.5  $\mu$ s minimum NCS high time in between. Although the minimum time between two fail-safe registers accesses is 3.5  $\mu$ s, some SPI accesses to the main registers can be done in between (Figure 8).

13.2 Detailed operation

13.2.1 SPI command organization




Figure 60. MOSI /MISO SPI command organization

Table 15. MOSI bits description

|      |             |  |
|------|-------------|--|
| R/W  | Description | Set if it is a read or write command                               |
|      | 0           | Read   |
|      | 1           | Write  |
| M/FS | Description | Split the addresses between fail-safe state machine and main logic |
|      | 0           | Main   |
|      | 1           | Fail-safe  |
| A4:0 | Description | Set the address to read or write                                   |
|      | 0           | See register mapping   |
|      | 1           |  |
| P    | Description | Parity bit (only use in write mode). Set to 0 in read mode         |
|      | 0           | Number of '1' (bit 15:9 and bit 7:0) is odd                        |
|      | 1           | Number of '1' (bit 15:9 and bit 7:0) is even                       |
| D7:0 | Description | Data in write mode. Must be set to 00h in read mode                |
|      | 0           | See register details   |
|      | 1           |  |

13.2.2 Main logic general diagnostic




Figure 61. MISO SPI bits 15:8

Table 16. MISO bits description

|                      |                 |   |
|----------------------|-----------------|---|
| SPI_G <sup>[1]</sup> | Description     | Report an error in the SPI communication                  |
|                      | 0               | No failure  |
|                      | 1               | Failure   |
|                      | Reset condition | Power on reset/read                                       |
| WU_G <sup>[2]</sup>  | Description     | Report a wake-up event. Logical OR of all wake-up sources |
|                      | 0               | No WU_G event   |
|                      | 1               | WU_G event  |
|                      | Reset condition | Power on reset/when initial event cleared on read         |
| CAN_G <sup>[3]</sup> | Description     | Report a CAN event (diagnostic)                           |
|                      | 0               | No event  |
|                      | 1               | CAN event   |
|                      | Reset Condition | Power on reset/when initial event cleared on read         |

Table 16. MISO bits description...continued

|                          |                 |  |
|--------------------------|-----------------|--|
| IO_G <sup>[4]</sup>      | Description     | Report a change in IOs state   |
|                          | 0               | No IO transition   |
|                          | 1               | IO transition  |
|                          | Reset condition | Power on reset/when initial event cleared on read  |
| VPRE_G <sup>[5]</sup>    | Description     | Report an event from V <sub>PRE-REGULATOR</sub> and battery monitoring (status change or failure)                    |
|                          | 0               | No event   |
|                          | 1               | Event occurred   |
|                          | Reset condition | Power on reset/when initial event cleared on read  |
| VCORE_G <sup>[6]</sup>   | Description     | Report an event from V <sub>CORE</sub> regulator (status change or failure)  |
|                          | 0               | No event   |
|                          | 1               | Event occurred   |
|                          | Reset condition | Power on reset/when initial event cleared on read  |
| VOTHERS_G <sup>[7]</sup> | Description     | Report an event from V <sub>CCA</sub> , V <sub>AUX</sub> , or V <sub>CAN</sub> regulators (status change or failure) |
|                          | 0               | No event   |
|                          | 1               | Event occurred   |
|                          | Reset condition | Power on reset/when initial event cleared on read  |

[1] **SPI\_G** = SPI\_ERR or SPI\_CLK or SPI\_REQ or SPI\_PARITY or SPI\_FS\_ERR or SPI\_FS\_CLK or SPI\_FS\_REQ or SPI\_FS\_PARITY  
[2] **WU\_G** = IO\_5\_WU or IO\_4\_WU or IO\_3\_WU or IO\_2\_WU or IO\_0\_WU or PHY\_WU  
[3] **CAN\_G** = CANH\_BATT or CANH\_GND or CANL\_BATT or CANL\_GND or CAN\_DOM or RXD\_REC or TXD\_DOM or CAN\_OT or CAN\_OC  
[4] **IO\_G** = IO\_5 or IO\_4 or IO\_3 or IO\_2 or IO\_0  
[5] **VPRE\_G** = VSNS\_UV or VSUP\_UV\_7 or IPFF or ILIM\_PRE or TWARN\_PRE or BOB or !VPRE\_STATE or VPRE\_OV or VPRE\_UV  
[6] **VCORE\_G** = TWARN\_CORE or !VCORE\_STATE or VCORE\_OV or VCORE\_UV  
[7] **VOTHERS\_G** = ILIM\_CCA or TWARN\_CCA or TSD\_CCA or ILIM\_CCA\_OFF or VCCA\_UV or VCCA\_OV or ILIM\_AUX or TSD\_AUX or ILIM\_AUX\_OFF or VAUX\_OV or VAUX\_UV or ILIM\_CAN or VCAN\_UV or VCAN\_OV or TSD\_CAN

13.2.3 Fail-safe logic general diagnostic




Table 17. MISO bits description

|            |                 |   |
|------------|-----------------|---|
| SPI_FS_ERR | Description     | Secured SPI communication check, concerns fail-safe logic only. |
|            | 0               | No error  |
|            | 1               | Error detected in the secured bits                              |
|            | Reset condition | Power on reset  |

Table 17. MISO bits description...continued

|               |                 |  |
|---------------|-----------------|--|
| SPI_FS_CLK    | Description     | SCLK error detection, concerns internal error in fail-safe logic only and external errors (at pin level) for both main and fail-safe logics. Other errors flagged by SPI_CLK_bit |
|               | 0               | 16 clock cycles during NCS low   |
|               | 1               | Wrong number of clock cycles (<16 or >16)  |
|               | Reset condition | Power on reset   |
| SPI_FS_REQ    | Description     | Invalid SPI access (wrong write or read, write to INIT registers in normal mode, wrong address), concerns fail-safe Logic only   |
|               | 0               | No error   |
|               | 1               | SPI violation  |
|               | Reset condition | Power on reset   |
| SPI_FS_PARITY | Description     | SPI parity bit error detection, concerns fail-safe logic only  |
|               | 0               | Parity bit OK  |
|               | 1               | Parity bit error   |
|               | Reset condition | Power on reset   |

### 13.2.4 Main logic register address table

Table 18 is a list of device registers and addresses coded in bits 13 to 9 in MOSI for main logic.

Table 18. Register mapping of main logic

| Register            | Address |    |    |    |    |    |          | Write description                      | Table ref.               |
|---------------------|---------|----|----|----|----|----|----------|--|--------------------------|
|                     | FS/M    | A4 | A3 | A2 | A1 | A0 | Hex      |  |                          |
| INIT_VREG           | 0       | 0  | 0  | 0  | 0  | 1  | #1(01h)  | Write during INIT phase then read only | <a href="#">Table 21</a> |
| INIT_WU1            | 0       | 0  | 0  | 0  | 1  | 0  | #2(02h)  | Write during INIT phase then read only | <a href="#">Table 23</a> |
| INIT_WU2            | 0       | 0  | 0  | 0  | 1  | 1  | #3(03h)  | Write during INIT phase then read only | <a href="#">Table 25</a> |
| INIT_INT            | 0       | 0  | 0  | 1  | 0  | 0  | #4(04h)  | Write during INIT phase then read only | <a href="#">Table 27</a> |
| INIT_INH_INT        | 0       | 0  | 0  | 1  | 0  | 1  | #5(05h)  | Write during INIT phase then read only | <a href="#">Table 29</a> |
| LONG_DURATION_TIMER | 0       | 0  | 0  | 1  | 1  | 0  | #6(06h)  | Write during normal and read           | <a href="#">Table 31</a> |
| NOT USED            | 0       | 0  | 0  | 1  | 1  | 1  | #7(07h)  | N/A                                    | N/A                      |
| HW_CONFIG           | 0       | 0  | 1  | 0  | 0  | 0  | #8(08h)  | Read only                              | <a href="#">Table 33</a> |
| WU_SOURCE           | 0       | 0  | 1  | 0  | 0  | 1  | #9(09h)  | Read only                              | <a href="#">Table 35</a> |
| DEVICE_ID           | 0       | 0  | 1  | 0  | 1  | 0  | #10(0Ah) | Read only                              | <a href="#">Table 37</a> |
| IO_INPUT            | 0       | 0  | 1  | 0  | 1  | 1  | #11(0Bh) | Read only                              | <a href="#">Table 39</a> |
| DIAG_VPRE           | 0       | 0  | 1  | 1  | 0  | 0  | #12(0Ch) | Read only                              | <a href="#">Table 41</a> |
| DIAG_VCORE          | 0       | 0  | 1  | 1  | 0  | 1  | #13(0Dh) | Read only                              | <a href="#">Table 43</a> |
| DIAG_VCCA           | 0       | 0  | 1  | 1  | 1  | 0  | #14(0Eh) | Read only                              | <a href="#">Table 45</a> |
| DIAG_VAUX           | 0       | 0  | 1  | 1  | 1  | 1  | #15(0Fh) | Read only                              | <a href="#">Table 47</a> |
| DIAG_VSUP_VCAN      | 0       | 1  | 0  | 0  | 0  | 0  | #16(10h) | Read only                              | <a href="#">Table 49</a> |
| DIAG_CAN_1          | 0       | 1  | 0  | 0  | 0  | 1  | #17(11h) | Read only                              | <a href="#">Table 51</a> |
| DIAG_CAN_2          | 0       | 1  | 0  | 0  | 1  | 0  | #18(12h) | Read only                              | <a href="#">Table 53</a> |
| DIAG_SPI            | 0       | 1  | 0  | 0  | 1  | 1  | #19(13h) | Read only                              | <a href="#">Table 55</a> |
| NOT USED            | 0       | 1  | 0  | 1  | 0  | 0  | #20(14h) | N/A                                    | N/A                      |
| MODE                | 0       | 1  | 0  | 1  | 0  | 1  | #21(15h) | Write during normal and read           | <a href="#">Table 57</a> |
| REG_MODE            | 0       | 1  | 0  | 1  | 1  | 0  | #22(16h) | Write during normal and read           | <a href="#">Table 59</a> |

Table 18. Register mapping of main logic ...continued

| Register        | Address |    |    |    |    |    |          | Write description            | Table ref.               |
|-----------------|---------|----|----|----|----|----|----------|------------------------------|--------------------------|
|                 | FS/M    | A4 | A3 | A2 | A1 | A0 | Hex      |                              |                          |
| IO_OUT_AMUX     | 0       | 1  | 0  | 1  | 1  | 1  | #23(17h) | Write during normal and read | <a href="#">Table 61</a> |
| CAN_MODE        | 0       | 1  | 1  | 0  | 0  | 0  | #24(18h) | Write during normal and read | <a href="#">Table 63</a> |
| NOT USED        | 0       | 1  | 1  | 0  | 0  | 1  | #25(19h) | N/A                          | N/A                      |
| LDT_AFTER_RUN_1 | 0       | 1  | 1  | 0  | 1  | 0  | #26(1Ah) | Write during normal and read | <a href="#">Table 65</a> |
| LDT_AFTER_RUN_2 | 0       | 1  | 1  | 0  | 1  | 1  | #27(1Bh) | Write during normal and read | <a href="#">Table 67</a> |
| LDT_WAKE_UP_1   | 0       | 1  | 1  | 1  | 0  | 0  | #28(1Ch) | Write during normal and read | <a href="#">Table 69</a> |
| LDT_WAKE_UP_2   | 0       | 1  | 1  | 1  | 0  | 1  | #29(1Dh) | Write during normal and read | <a href="#">Table 71</a> |
| LDT_WAKE_UP_3   | 0       | 1  | 1  | 1  | 1  | 0  | #30(1Eh) | Write during normal and read | <a href="#">Table 73</a> |

### 13.2.5 Fail-safe logic register address table

[Table 19](#) is a list of device registers and addresses coded in bits 13 to 9 in MOSI for fail-safe logic

Table 19. Register mapping of fail-safe logic

| Register               | Address |    |    |    |    |    |          | Write description                      | Table ref.                |
|------------------------|---------|----|----|----|----|----|----------|--|---------------------------|
|                        | FS/M    | A4 | A3 | A2 | A1 | A0 | Hex      |  |                           |
| INIT_FS1B_TIMING       | 1       | 0  | 0  | 0  | 0  | 1  | #33(21h) | Write during INIT phase then read only | <a href="#">Table 75</a>  |
| BIST                   | 1       | 0  | 0  | 0  | 1  | 0  | #34(22h) | Write (No restriction) and read        | <a href="#">Table 77</a>  |
| INIT_SUPERVISOR        | 1       | 0  | 0  | 0  | 1  | 1  | #35(23h) | Write during INIT phase then read only | <a href="#">Table 79</a>  |
| INIT_FAULT             | 1       | 0  | 0  | 1  | 0  | 0  | #36(24h) | Write during INIT phase then read only | <a href="#">Table 81</a>  |
| INIT_FSSM              | 1       | 0  | 0  | 1  | 0  | 1  | #37(25h) | Write during INIT phase then read only | <a href="#">Table 83</a>  |
| INIT_SF_IMPACT         | 1       | 0  | 0  | 1  | 1  | 0  | #38(26h) | Write during INIT phase then read only | <a href="#">Table 85</a>  |
| WD_WINDOW              | 1       | 0  | 0  | 1  | 1  | 1  | #39(27h) | Write (no restriction) and read        | <a href="#">Table 87</a>  |
| LFSR                   | 1       | 0  | 1  | 0  | 0  | 0  | #40(28h) | Write (no restriction) and read        | <a href="#">Table 89</a>  |
| WD_ANSWER              | 1       | 0  | 1  | 0  | 0  | 1  | #41(29h) | Write (no restriction) and read        | <a href="#">Table 91</a>  |
| RELEASE_FSxB           | 1       | 0  | 1  | 0  | 1  | 0  | #42(2Ah) | Write (no restriction) and read        | <a href="#">Table 93</a>  |
| SF_OUTPUT_REQUEST      | 1       | 0  | 1  | 0  | 1  | 1  | #43(2Bh) | Write (no restriction) and read        | <a href="#">Table 95</a>  |
| INIT_WD_CNT            | 1       | 0  | 1  | 1  | 0  | 0  | #44(2Ch) | Write during INIT phase then read only | <a href="#">Table 97</a>  |
| DIAG_SF_IOS            | 1       | 0  | 1  | 1  | 0  | 1  | #45(2Dh) | Read only                              | <a href="#">Table 99</a>  |
| WD_COUNTER             | 1       | 0  | 1  | 1  | 1  | 0  | #46(2Eh) | Read only                              | <a href="#">Table 101</a> |
| DIAG_SF_ERR            | 1       | 0  | 1  | 1  | 1  | 1  | #47(2Fh) | Read only                              | <a href="#">Table 103</a> |
| NOT USED               | 1       | 1  | 0  | 0  | 0  | 0  | #48(30h) | N/A                                    | N/A                       |
| INIT_VCORE_OVUV_IMPACT | 1       | 1  | 0  | 0  | 0  | 1  | #49(31h) | Write during INIT phase then read only | <a href="#">Table 105</a> |
| INIT_VCCA_OVUV_IMPACT  | 1       | 1  | 0  | 0  | 1  | 0  | #50(32h) | Write during INIT phase then read only | <a href="#">Table 107</a> |
| INIT_VAUX_OVUV_IMPACT  | 1       | 1  | 0  | 0  | 1  | 1  | #51(33h) | Write during INIT phase then read only | <a href="#">Table 109</a> |
| DEVICE_ID_FS           | 1       | 1  | 0  | 1  | 0  | 0  | #52(34h) | Read only                              | <a href="#">Table 111</a> |

### 13.2.6 Secured SPI command

Some SPI commands must be secured to avoid unwanted change of the critical bits. The secured bits in the fail-safe machine and the main state machine are calculated from the data bits sent as follows:

Table 20. Secured SPI

| Bit7   | Bit6   | Bit5   | Bit4   | Bit3     | Bit2    | Bit1     | Bit0     |
|--------|--------|--------|--------|----------|---------|----------|----------|
| Data 3 | Data 2 | Data 1 | Data 0 | Secure 3 | Secure2 | Secure 1 | Secure 0 |

- Secure 3 = NOT(Bit5)
- Secure 2 = NOT(Bit4)
- Secure 1 = Bit7
- Secure 0 = Bit6

13.3 Detail of main logic register mapping

13.3.1 INIT\_VREG

Table 21. INIT\_VREG register description

| Write |       |       |       |          |       |        |         |           |          |              |          |             |          |              |             |          |
|-------|-------|-------|-------|----------|-------|--------|---------|-----------|----------|--------------|----------|-------------|----------|--------------|-------------|----------|
|       | bit15 | bit14 | bit13 | bit12    | bit11 | bit10  | bit9    | bit8      | bit7     | bit6         | bit5     | bit4        | bit3     | bit2         | bit1        | bit0     |
| MOSI  | 1     | 0     | 0     | 0        | 0     | 0      | 1       | P         | ICCA_LIM | TCCA_LIM_OFF | IPFF_DIS | VCAN_OV_MON | 0        | TAUX_LIM_OFF | VAUX_TRK_EN | 0        |
| MISO  | SPI_G | WU_G  | CAN_G | Reserved | IO_G  | VPRE_G | VCORE_G | VOTHERS_G | ICCA_LIM | TCCA_LIM_OFF | IPFF_DIS | VCAN_OV_MON | Reserved | TAUX_LIM_OFF | VAUX_TRK_EN | BAT_FAIL |
| Read  |       |       |       |          |       |        |         |           |          |              |          |             |          |              |             |          |
|       | bit15 | bit14 | bit13 | bit12    | bit11 | bit10  | bit9    | bit8      | bit7     | bit6         | bit5     | bit4        | bit3     | bit2         | bit1        | bit0     |
| MOSI  | 0     | 0     | 0     | 0        | 0     | 0      | 1       | 0         | 0        | 0            | 0        | 0           | 0        | 0            | 0           | 0        |
| MISO  | SPI_G | WU_G  | CAN_G | Reserved | IO_G  | VPRE_G | VCORE_G | VOTHERS_G | ICCA_LIM | TCCA_LIM_OFF | IPFF_DIS | VCAN_OV_MON | Reserved | TAUX_LIM_OFF | VAUX_TRK_EN | BAT_FAIL |

Table 22. INIT\_VREG description and configuration of the bits (default value in bold)

|              |                 |   |
|--------------|-----------------|---|
| ICCA_LIM     | Description     | Configure the current limitation threshold for VCCA. Only available for external PNP.                   |
|              | 0               | ICCA_LIM_OUT  |
|              | 1               | ICCA_LIM_INT  |
|              | Reset condition | Power on reset  |
| TCCA_LIM_OFF | Description     | Configure the current limitation duration before VCCA is switched off. Only available for external PNP. |
|              | 0               | 10 ms   |
|              | 1               | 50 ms   |
|              | Reset condition | Power on reset  |
| IPFF_DIS     | Description     | DISABLE the input power feed forward (IPFF) function of V <sub>PRE</sub>                                |
|              | 0               | Enabled   |
|              | 1               | Disabled  |
|              | Reset condition | Power on reset  |
| VCAN_OV_MON  | Description     | CAN_5V overvoltage monitoring   |
|              | 0               | Off. V <sub>CAN OV</sub> is not monitored. Flag is ignored.   |
|              | 1               | On. V <sub>CAN OV</sub> is monitored. If OV the CAN_5V regulator is switched off.                       |
|              | Reset condition | Power on reset  |

Table 22. INIT\_VREG description and configuration of the bits (default value in bold) ...continued

|                         |                 |  |
|-------------------------|-----------------|--|
| TAUX_LIM_OFF            | Description     | Configure the current limitation duration before VAUX is switched off. |
|                         | 0               | 10 ms  |
|                         | <b>1</b>        | <b>50 ms</b>   |
|                         | Reset condition | Power on reset   |
| VAUX_TRK_EN             | Description     | Configure VAUX regulator as a tracker of VCCA                          |
|                         | <b>0</b>        | <b>NO tracking.</b>  |
|                         | 1               | Tracking mode enabled and latched                                      |
|                         | Reset condition | Power on reset   |
| BAT_FAIL <sup>[1]</sup> | Description     | Report a battery disconnection (POR of the main logic)                 |
|                         | 0               | NO POR   |
|                         | <b>1</b>        | <b>POR occurred</b>  |
|                         | Reset condition | Power on reset   |
|                         | Clear condition | Read   |

[1] **BAT\_FAIL** = POR\_M or V<sub>SUP\_UV\_L</sub> or BG\_OK (reset sources of main logic). BAT\_FAIL bit is cleared by a SPI read.

13.3.2 INIT\_WU1

Table 23. INIT\_WU1 register description

|       |       |       |       |          |       |        |         |           |          |          |          |          |          |          |          |          |
|-------|-------|-------|-------|----------|-------|--------|---------|-----------|----------|----------|----------|----------|----------|----------|----------|----------|
| Write |       |       |       |          |       |        |         |           |          |          |          |          |          |          |          |          |
|       | bit15 | bit14 | bit13 | bit12    | bit11 | bit10  | bit9    | bit8      | bit7     | bit6     | bit5     | bit4     | bit3     | bit2     | bit1     | bit0     |
| MOSI  | 1     | 0     | 0     | 0        | 0     | 1      | 0       | P         | WU_IO0_1 | WU_IO0_0 | WU_IO2_1 | WU_IO2_0 | WU_IO3_1 | WU_IO3_0 | WU_IO4_1 | WU_IO4_0 |
|       |       |       |       |          |       |        |         |           |          |          |          |          |          |          |          |          |
| MISO  | SPI_G | WU_G  | CAN_G | Reserved | IO_G  | VPRE_G | VCORE_G | VOTHERS_G | WU_IO0_1 | WU_IO0_0 | WU_IO2_1 | WU_IO2_0 | WU_IO3_1 | WU_IO3_0 | WU_IO4_1 | WU_IO4_0 |
|       |       |       |       |          |       |        |         |           |          |          |          |          |          |          |          |          |
| Read  |       |       |       |          |       |        |         |           |          |          |          |          |          |          |          |          |
|       | bit15 | bit14 | bit13 | bit12    | bit11 | bit10  | bit9    | bit8      | bit7     | bit6     | bit5     | bit4     | bit3     | bit2     | bit1     | bit0     |
| MOSI  | 0     | 0     | 0     | 0        | 0     | 1      | 0       | 0         | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        |
|       |       |       |       |          |       |        |         |           |          |          |          |          |          |          |          |          |
| MISO  | SPI_G | WU_G  | CAN_G | Reserved | IO_G  | VPRE_G | VCORE_G | VOTHERS_G | WU_IO0_1 | WU_IO0_0 | WU_IO2_1 | WU_IO2_0 | WU_IO3_1 | WU_IO3_0 | WU_IO4_1 | WU_IO4_0 |

Table 24. INIT\_WU1 description and configuration of the bits (default value in bold)

|            |                 |   |
|------------|-----------------|---|
| WU_IO0_1:0 | Description     | IO_0 wake-up configuration                    |
|            | 00              | NO wake-up capability                         |
|            | <b>01</b>       | <b>Wake-up on rising edge - or high level</b> |
|            | 10              | Wake-up on falling edge - or low level        |
|            | 11              | Wake-up on any edge                           |
|            | Reset condition | Power on reset                                |

Table 24. INIT\_WU1 description and configuration of the bits (default value in bold)...continued

|            |                 |  |
|------------|-----------------|--|
| WU_IO2_1:0 | Description     | IO_2 wake-up configuration             |
|            | <b>00</b>       | <b>NO wake-up capability</b>           |
|            | 01              | Wake-up on rising edge - or high level |
|            | 10              | Wake-up on falling edge - or low level |
|            | 11              | Wake-up on any edge                    |
|            | Reset condition | Power on reset                         |
| WU_IO3_1:0 | Description     | IO_3 wake-up configuration             |
|            | <b>00</b>       | <b>NO wake-up capability</b>           |
|            | 01              | Wake-up on rising edge - or high level |
|            | 10              | Wake-up on falling edge - or low level |
|            | 11              | Wake-up on any edge                    |
|            | Reset condition | Power on reset                         |
| WU_IO4_1:0 | Description     | IO_4 wake-up configuration             |
|            | <b>00</b>       | <b>NO wake-up capability</b>           |
|            | 01              | Wake-up on rising edge - or high level |
|            | 10              | Wake-up on falling edge - or low level |
|            | 11              | Wake-up on any edge                    |
|            | Reset condition | Power on reset                         |

13.3.3 INIT\_WU2

Table 25. INIT\_WU2 register description

|       |       |       |       |          |       |        |         |           |          |          |             |           |          |          |          |          |
|-------|-------|-------|-------|----------|-------|--------|---------|-----------|----------|----------|-------------|-----------|----------|----------|----------|----------|
| Write |       |       |       |          |       |        |         |           |          |          |             |           |          |          |          |          |
|       | bit15 | bit14 | bit13 | bit12    | bit11 | bit10  | bit9    | bit8      | bit7     | bit6     | bit5        | bit4      | bit3     | bit2     | bit1     | bit0     |
| MOSI  | 1     | 0     | 0     | 0        | 0     | 1      | 1       | P         | WU_IO5_1 | WU_IO5_0 | CAN_DIS_CFG | CAN_WU_TO | 0        | 0        | 0        | 0        |
|       |       |       |       |          |       |        |         |           |          |          |             |           |          |          |          |          |
| MISO  | SPI_G | WU_G  | CAN_G | Reserved | IO_G  | VPRE_G | VCORE_G | VOTHERS_G | WU_IO5_1 | WU_IO5_0 | CAN_DIS_CFG | CAN_WU_TO | Reserved | Reserved | Reserved | Reserved |
| Read  |       |       |       |          |       |        |         |           |          |          |             |           |          |          |          |          |
|       | bit15 | bit14 | bit13 | bit12    | bit11 | bit10  | bit9    | bit8      | bit7     | bit6     | bit5        | bit4      | bit3     | bit2     | bit1     | bit0     |
| MOSI  | 0     | 0     | 0     | 0        | 0     | 1      | 1       | 0         | 0        | 0        | 0           | 0         | 0        | 0        | 0        | 0        |
|       |       |       |       |          |       |        |         |           |          |          |             |           |          |          |          |          |
| MISO  | SPI_G | WU_G  | CAN_G | Reserved | IO_G  | VPRE_G | VCORE_G | VOTHERS_G | WU_IO5_1 | WU_IO5_0 | CAN_DIS_CFG | CAN_WU_TO | Reserved | Reserved | Reserved | Reserved |

Table 26. INIT\_WU2 description and configuration of the bits (default value in bold)

|            |                 |  |
|------------|-----------------|--|
| WU_IO5_1:0 | Description     | IO_5 wake-up configuration             |
|            | <b>00</b>       | <b>NO wake-up capability</b>           |
|            | 01              | Wake-up on rising edge - or high level |
|            | 10              | Wake-up on falling edge - or low level |
|            | 11              | Wake-up on any edge                    |
|            | Reset condition | Power on reset                         |



Table 26. INIT\_WU2 description and configuration of the bits (default value in bold) ...continued

|             |                 |  |
|-------------|-----------------|--|
| CAN_DIS_CFG | Description     | Define CAN behavior when FS1B is asserted low                                |
|             | <b>0</b>        | <b>CAN in RX only mode (when FS1B_CAN_IMPACT = 1 in INIT_FAULT register)</b> |
|             | 1               | CAN in sleep mode (when FS1B_CAN_IMPACT = 1 in INIT_FAULT register)          |
|             | Reset condition | Power on reset   |
| CAN_WU_TO   | Description     | Define the CAN wake-up timeout   |
|             | <b>0</b>        | <b>120 <math>\mu</math>s</b>   |
|             | 1               | 2.8 ms   |
|             | Reset condition | Power on reset   |

### 13.3.4 INIT\_INT

Table 27. INIT\_INT register description

|       |       |       |       |          |       |        |         |           |              |          |             |              |              |               |                |             |
|-------|-------|-------|-------|----------|-------|--------|---------|-----------|--------------|----------|-------------|--------------|--------------|---------------|----------------|-------------|
| Write |       |       |       |          |       |        |         |           |              |          |             |              |              |               |                |             |
|       | bit15 | bit14 | bit13 | bit12    | bit11 | bit10  | bit9    | bit8      | bit7         | bit6     | bit5        | bit4         | bit3         | bit2          | bit1           | bit0        |
| MOSI  | 1     | 0     | 0     | 0        | 1     | 0      | 0       | P         | INT_DURATION | 0        | INT_INH_ALL | INT_INH_VSNS | INT_INH_VPRE | INT_INH_VCORE | INT_INH_VOTHER | INT_INH_CAN |
| MISO  | SPI_G | WU_G  | CAN_G | Reserved | IO_G  | VPRE_G | VCORE_G | VOTHERS_G | INT_DURATION | Reserved | INT_INH_ALL | INT_INH_VSNS | INT_INH_VPRE | INT_INH_VCORE | INT_INH_VOTHER | INT_INH_CAN |
| Read  |       |       |       |          |       |        |         |           |              |          |             |              |              |               |                |             |
|       | bit15 | bit14 | bit13 | bit12    | bit11 | bit10  | bit9    | bit8      | bit7         | bit6     | bit5        | bit4         | bit3         | bit2          | bit1           | bit0        |
| MOSI  | 0     | 0     | 0     | 0        | 1     | 0      | 0       | 0         | 0            | 0        | 0           | 0            | 0            | 0             | 0              | 0           |
| MISO  | SPI_G | WU_G  | CAN_G | Reserved | IO_G  | VPRE_G | VCORE_G | VOTHERS_G | INT_DURATION | Reserved | INT_INH_ALL | INT_INH_VSNS | INT_INH_VPRE | INT_INH_VCORE | INT_INH_VOTHER | INT_INH_CAN |

Table 28. INIT\_INT description and configuration of the bits (default value in bold)

|              |                 |   |
|--------------|-----------------|---|
| INT_DURATION | Description     | Define the duration of the interrupt pulse              |
|              | <b>0</b>        | <b>100 <math>\mu</math>s</b>                            |
|              | 1               | 25 $\mu$ s  |
|              | Reset condition | Power on reset  |
| INT_INH_ALL  | Description     | Inhibit ALL the interrupt                               |
|              | <b>0</b>        | <b>All INT sources</b>                                  |
|              | 1               | All INT inhibited                                       |
|              | Reset condition | Power on reset  |
| INT_INH_VSNS | Description     | Inhibit the interrupt for V <sub>SNS_UV</sub>           |
|              | <b>0</b>        | <b>All INT sources</b>                                  |
|              | 1               | V <sub>SNS_UV</sub> INT inhibited                       |
|              | Reset condition | Power on reset  |
| INT_INH_VPRE | Description     | Inhibit the interrupt for V <sub>PRE</sub> status event |
|              | <b>0</b>        | <b>All INT sources</b>                                  |

Table 28. INIT\_INT description and configuration of the bits (default value in bold)...continued

|                |                 |  |
|----------------|-----------------|--|
|                | 1               | V <sub>PRE</sub> status change inhibited   |
|                | Reset condition | Power on reset   |
| INT_INH_VCORE  | Description     | Inhibit the interrupt for V <sub>CORE</sub> status event                                       |
|                | <b>0</b>        | <b>All INT sources</b>   |
|                | 1               | V <sub>CORE</sub> status change inhibited  |
|                | Reset condition | Power on reset   |
| INT_INH_VOTHER | Description     | Inhibit the interrupt for V <sub>CCA</sub> /V <sub>AUX</sub> and V <sub>CAN</sub> status event |
|                | <b>0</b>        | <b>All INT sources</b>   |
|                | 1               | V <sub>CCA</sub> /V <sub>AUX</sub> /V <sub>CAN</sub> status change inhibited                   |
|                | Reset condition | Power on reset   |
| INT_INH_CAN    | Description     | Inhibit the interrupt for CAN error bits   |
|                | <b>0</b>        | <b>All INT sources</b>   |
|                | 1               | CAN error bits change inhibited  |
|                | Reset condition | Power on reset   |

### 13.3.5 INIT\_INH\_INT

Table 29. INIT\_INH\_INT register description

| Write |       |       |       |          |       |        |         |           |          |          |          |           |           |           |           |           |
|-------|-------|-------|-------|----------|-------|--------|---------|-----------|----------|----------|----------|-----------|-----------|-----------|-----------|-----------|
|       | bit15 | bit14 | bit13 | bit12    | bit11 | bit10  | bit9    | bit8      | bit7     | bit6     | bit5     | bit4      | bit3      | bit2      | bit1      | bit0      |
| MOSI  | 1     | 0     | 0     | 0        | 1     | 0      | 1       | P         | 0        | 0        | 0        | INT_INH_5 | INT_INH_4 | INT_INH_3 | INT_INH_2 | INT_INH_0 |
| MISO  | SPI_G | WU_G  | CAN_G | Reserved | IO_G  | VPRE_G | VCORE_G | VOTHERS_G | Reserved | Reserved | Reserved | INT_INH_5 | INT_INH_4 | INT_INH_3 | INT_INH_2 | INT_INH_0 |
| Read  |       |       |       |          |       |        |         |           |          |          |          |           |           |           |           |           |
|       | bit15 | bit14 | bit13 | bit12    | bit11 | bit10  | bit9    | bit8      | bit7     | bit6     | bit5     | bit4      | bit3      | bit2      | bit1      | bit0      |
| MOSI  | 0     | 0     | 0     | 0        | 1     | 0      | 1       | 0         | 0        | 0        | 0        | 0         | 0         | 0         | 0         | 0         |
| MISO  | SPI_G | WU_G  | CAN_G | Reserved | IO_G  | VPRE_G | VCORE_G | VOTHERS_G | Reserved | Reserved | Reserved | INT_INH_5 | INT_INH_4 | INT_INH_3 | INT_INH_2 | INT_INH_0 |

Table 30. INIT\_IO\_WU2 description and configuration of the bits (default value in bold)

|           |                 |   |
|-----------|-----------------|---|
| INT_INH_5 | Description     | Inhibit the interrupt pulse for IO_5 (masked in IO_G) |
|           | <b>0</b>        | <b>INT not masked</b>                                 |
|           | 1               | INT masked  |
|           | Reset condition | Power on reset  |
| INT_INH_4 | Description     | Inhibit the interrupt pulse for IO_4 (masked in IO_G) |
|           | <b>0</b>        | <b>INT not masked</b>                                 |
|           | 1               | INT masked  |
|           | Reset condition | Power on reset  |

Table 30. INIT IO\_WU2 description and configuration of the bits (default value in bold)...continued

|           |                 |   |
|-----------|-----------------|---|
| INT_INH_3 | Description     | Inhibit the interrupt pulse for IO_3 (masked in IO_G) |
|           | 0               | INT not masked  |
|           | <b>1</b>        | <b>INT masked</b>                                     |
|           | Reset condition | Power on reset  |
| INT_INH_2 | Description     | Inhibit the interrupt pulse for IO_2 (masked in IO_G) |
|           | 0               | INT not masked  |
|           | <b>1</b>        | <b>INT masked</b>                                     |
|           | Reset condition | Power on reset  |
| INT_INH_0 | Description     | Inhibit the interrupt pulse for IO_0 (masked in IO_G) |
|           | <b>0</b>        | <b>INT not masked</b>                                 |
|           | 1               | INT masked  |
|           | Reset condition | Power on reset  |

### 13.3.6 LONG\_DURATION\_TIMER

Table 31. LONG\_DURATION\_TIMER register description

| Write |       |       |       |          |       |        |         |           |      |      |      |        |             |      |            |         |
|-------|-------|-------|-------|----------|-------|--------|---------|-----------|------|------|------|--------|-------------|------|------------|---------|
|       | bit15 | bit14 | bit13 | bit12    | bit11 | bit10  | bit9    | bit8      | bit7 | bit6 | bit5 | bit4   | bit3        | bit2 | bit1       | bit0    |
| MOSI  | 1     | 0     | 0     | 0        | 1     | 1      | 0       | P         | F2   | F1   | F0   | REG_SE | 0           | MODE | LDT_ENABLE | 0       |
| MISO  | SPI_G | WU_G  | CAN_G | Reserved | IO_G  | VPRE_G | VCORE_G | VOTHERS_G | F2   | F1   | F0   | REG_SE | LDT_RUNNING | MODE | LDT_ENABLE | LDT_INT |
| Read  |       |       |       |          |       |        |         |           |      |      |      |        |             |      |            |         |
|       | bit15 | bit14 | bit13 | bit12    | bit11 | bit10  | bit9    | bit8      | bit7 | bit6 | bit5 | bit4   | bit3        | bit2 | bit1       | bit0    |
| MOSI  | 0     | 0     | 0     | 0        | 1     | 1      | 0       | 0         | 0    | 0    | 0    | 0      | 0           | 0    | 0          | 0       |
| MISO  | SPI_G | WU_G  | CAN_G | Reserved | IO_G  | VPRE_G | VCORE_G | VOTHERS_G | F2   | F1   | F0   | REG_SE | LDT_RUNNING | MODE | LDT_ENABLE | LDT_INT |

Table 32. LONG\_DURATION\_TIMER description and configuration of the bits (default value in bold)

|       |                 |   |
|-------|-----------------|---|
| F2:F0 | Description     | Select timer operating function   |
|       | <b>000</b>      | <b>Function 1: in normal mode count and generate flag or INT when counter reaches the after run value.</b>  |
|       | 001             | Function 2: in normal mode count until after run value is reached, then enters in LPOFF.  |
|       | 010             | Function 3: in normal mode count until after run value is reached, then enters in LPOFF. Once in LPOFF, count until wake-up value is reached and wake-up. |
|       | 011             | Function 4: in LPOFF, count until wake-up value is reached and wake-up.   |
|       | 100             | Function 5: in LPOFF, count and do not wake-up. Counter value is stored in wake-up register.  |
|       | 101... 111      | N/A   |
|       | Reset condition | Power on reset  |

Table 32. LONG\_DURATION\_TIMER description and configuration of the bits (default value in bold)...

|             |                 |   |
|-------------|-----------------|---|
| REG_SE      | Description     | Counter register selection  |
|             | 0               | Read programmed wake-up register  |
|             | 1               | Read real time counter into wake-up register (after counter is stopped with LDT_ENABLE bit) |
|             | Reset condition | Power on reset  |
| MODE        | Description     | Operating mode selection  |
|             | 0               | Calibration mode (488 µs resolution)  |
|             | 1               | Normal mode (1 s resolution)  |
|             | Reset condition | Power on reset  |
| LDT_ENABLE  | Description     | LDT counter control   |
|             | 0               | LDT counter stop  |
|             | 1               | LDT counter start   |
|             | Reset condition | Power on reset  |
| LDT_RUNNING | Description     | Counter status  |
|             | 0               | Counter not running   |
|             | 1               | Counter running   |
|             | Reset condition | Power on reset  |
| LDT_INT     | Description     | Counter interrupt generation when function 1 is selected                                    |
|             | 0               | No INT generated  |
|             | 1               | INT generated when counter reach after run value  |
|             | Reset condition | Power on reset/read   |

13.3.7 HW\_CONFIG

Table 33. HW\_CONFIG register description

|      |       |       |       |          |       |        |         |           |           |          |              |         |         |      |         |        |
|------|-------|-------|-------|----------|-------|--------|---------|-----------|-----------|----------|--------------|---------|---------|------|---------|--------|
| Read | bit15 | bit14 | bit13 | bit12    | bit11 | bit10  | bit9    | bit8      | bit7      | bit6     | bit5         | bit4    | bit3    | bit2 | bit1    | bit0   |
| MOSI | 0     | 0     | 0     | 1        | 0     | 0      | 0       | 0         | 0         | 0        | 0            | 0       | 0       | 0    | 0       | 0      |
| MISO | SPI_G | WU_G  | CAN_G | Reserved | IO_G  | VPRE_G | VCORE_G | VOTHERS_G | LS_DETECT | Reserved | VCCA_PNP_DET | VCCA_HW | VAUX_HW | 1    | DFS_HW1 | DBG_HW |

Table 34. HW\_CONFIG description and configuration of the bits (default value in bold)

|              |                 |  |
|--------------|-----------------|--|
| LS_DETECT    | Description     | Report the hardware configuration of VPRE        |
|              | 0               | Buck-boost                                       |
|              | 1               | Buck only  |
|              | Reset condition | Power on reset/refresh after LPOFF               |
| VCCA_PNP_DET | Description     | Report the connection of an external PNP on VCCA |
|              | 0               | External PNP connected                           |
|              | 1               | Internal MOSFET                                  |
|              | Reset condition | Power on reset/refresh after LPOFF               |

Table 34. HW\_CONFIG description and configuration of the bits (default value in bold)....continued

|         |                 |   |
|---------|-----------------|---|
| VCCA_HW | Description     | Report the hardware configuration for V <sub>CCA</sub>        |
|         | 0               | 3.3 V   |
|         | 1               | 5.0 V   |
|         | Reset condition | Power on reset/refresh after LPOFF                            |
| VAUX_HW | Description     | Report the hardware configuration for V <sub>AUX</sub>        |
|         | 0               | 5.0 V   |
|         | 1               | 3.3 V   |
|         | Reset condition | Power on reset/refresh after LPOFF                            |
| DFS_HW1 | Description     | Report the deep fail-safe hardware configuration (main logic) |
|         | 0               | Deep fail-safe disable  |
|         | 1               | Deep fail-safe enable   |
|         | Reset condition | Power on reset/refresh after LPOFF                            |
| DBG_HW  | Description     | Report the configuration of the DEBUG mode                    |
|         | 0               | Normal operation  |
|         | 1               | Debug mode selected   |
|         | Reset condition | Power on reset/refresh after LPOFF                            |

### 13.3.8 WU\_SOURCE

Table 35. WU\_SOURCE register description

| Read |       |       |       |          |       |        |         |           |         |         |         |         |         |         |        |        |
|------|-------|-------|-------|----------|-------|--------|---------|-----------|---------|---------|---------|---------|---------|---------|--------|--------|
|      | bit15 | bit14 | bit13 | bit12    | bit11 | bit10  | bit9    | bit8      | bit7    | bit6    | bit5    | bit4    | bit3    | bit2    | bit1   | bit0   |
| MOSI | 0     | 0     | 0     | 1        | 0     | 0      | 1       | 0         | 0       | 0       | 0       | 0       | 0       | 0       | 0      | 0      |
| MISO | SPI_G | WU_G  | CAN_G | Reserved | IO_G  | VPRE_G | VCORE_G | VOTHERS_G | IO_5_WU | IO_4_WU | IO_3_WU | IO_2_WU | IO_0_WU | AUTO_WU | LDT_WU | PHY_WU |

Table 36. WU\_SOURCE description and configuration of the bits (default value in bold)

|         |                 |                                  |
|---------|-----------------|----------------------------------|
| IO_5_WU | Description     | Report a wake-up event from IO_5 |
|         | <b>0</b>        | <b>No wake-up</b>                |
|         | 1               | Wake-up event detected           |
|         | Reset condition | Power on reset/read              |
| IO_4_WU | Description     | Report a wake-up event from IO_4 |
|         | <b>0</b>        | <b>No wake-up</b>                |
|         | 1               | Wake-up event detected           |
|         | Reset condition | Power on reset/read              |
| IO_3_WU | Description     | Report a wake-up event from IO_3 |
|         | <b>0</b>        | <b>No wake-up</b>                |
|         | 1               | Wake-up event detected           |
|         | Reset condition | Power on reset/read              |

Table 36. WU\_SOURCE description and configuration of the bits (default value in bold)...continued

|         |                 |   |
|---------|-----------------|---|
| IO_2_WU | Description     | Report a wake-up event from IO_2                |
|         | <b>0</b>        | <b>No wake-up</b>                               |
|         | 1               | Wake-up event detected                          |
|         | Reset condition | Power on reset/read                             |
| IO_0_WU | Description     | Report a wake-up event from IO_0                |
|         | <b>0</b>        | <b>No wake-up</b>                               |
|         | 1               | Wake-up event detected                          |
|         | Reset condition | Power on reset/read                             |
| AUTO_WU | Description     | Report an automatic wake-up event               |
|         | <b>0</b>        | <b>No wake-up</b>                               |
|         | 1               | Wake-up event detected                          |
|         | Reset condition | Power on reset/read                             |
| LDT_WU  | Description     | Report a wake-up event from long duration timer |
|         | <b>0</b>        | <b>No wake-up</b>                               |
|         | 1               | Wake-up event detected                          |
|         | Reset condition | Power on reset/read                             |
| PHY_WU  | Description     | Report a wake-up event from CAN                 |
|         | <b>0</b>        | <b>No wake-up</b>                               |
|         | 1               | Wake-up event detected                          |
|         | Reset condition | Power on reset/read CAN_WU                      |

13.3.9 DEVICE\_ID

Table 37. DEVICE\_ID register description

|      |       |       |       |          |       |        |         |           |         |         |       |       |      |           |           |           |
|------|-------|-------|-------|----------|-------|--------|---------|-----------|---------|---------|-------|-------|------|-----------|-----------|-----------|
| Read |       |       |       |          |       |        |         |           |         |         |       |       |      |           |           |           |
|      | bit15 | bit14 | bit13 | bit12    | bit11 | bit10  | bit9    | bit8      | bit7    | bit6    | bit5  | bit4  | bit3 | bit2      | bit1      | bit0      |
| MOSI | 0     | 0     | 0     | 1        | 0     | 1      | 0       | 0         | 0       | 0       | 0     | 0     | 0    | 0         | 0         | 0         |
|      |       |       |       |          |       |        |         |           |         |         |       |       |      |           |           |           |
| MISO | SPI_G | WU_G  | CAN_G | Reserved | IO_G  | VPRE_G | VCORE_G | VOTHERS_G | VCORE_1 | VCORE_0 | PHY_1 | PHY_0 | VKAM | DEV_REV_2 | DEV_REV_1 | DEV_REV_0 |

Table 38. DEVICE\_ID description and configuration of the bits (default value in bold)

|           |                 |                          |
|-----------|-----------------|--------------------------|
| VCORE_1:0 | Description     | VCORE current capability |
|           | <b>00</b>       | <b>1.5 A</b>             |
|           | <b>01</b>       | <b>0.8 A</b>             |
|           | <b>10</b>       | <b>0.5 A</b>             |
|           | Reset condition | Power on reset           |

Table 38. DEVICE\_ID description and configuration of the bits (default value in bold)...continued

|             |                 |   |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|-------------|-----------------|---|--|--|--|--|--|--|--|--|--|--|--|--|--|--|
| PHY_1:0     | Description     | CAN physical layer                      |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|             | x0              | No CAN                                  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|             | x1              | CAN only                                |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|             | Reset condition | Power on reset                          |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| VKAM        | Description     | VKAM supply                             |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|             | 0               | VKAM off by default                     |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|             | 1               | VKAM on by default                      |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|             | Reset condition | Power on reset                          |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| DEV_REV_2:0 | Description     | Device silicon revision                 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|             | 000             | Silicon Rev. xxx                        |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|             | ...             | - For ASIL D devices, DEV_REV_2:0 = 010 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|             | 111             | - For ASIL B devices, DEV_REV_2:0 = 111 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|             | Reset condition | Power on reset                          |  |  |  |  |  |  |  |  |  |  |  |  |  |  |

### 13.3.10 IO\_INPUT

Table 39. IO\_INPUT register description

| Read |       |       |       |          |       |        |         |           |      |      |      |      |      |      |      |      |
|------|-------|-------|-------|----------|-------|--------|---------|-----------|------|------|------|------|------|------|------|------|
|      | bit15 | bit14 | bit13 | bit12    | bit11 | bit10  | bit9    | bit8      | bit7 | bit6 | bit5 | bit4 | bit3 | bit2 | bit1 | bit0 |
| MOSI | 0     | 0     | 0     | 1        | 0     | 1      | 1       | 0         | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
| MISO | SPI_G | WU_G  | CAN_G | Reserved | IO_G  | VPRE_G | VCORE_G | VOTHERS_G | IO_5 | IO_4 | 0    | IO_3 | IO_2 | 0    | 0    | IO_0 |

Table 40. IO\_INPUT description and configuration of the bits

|      |                 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|------|-----------------|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|
| IO_5 | Description     | Report IO_5 digital state in normal mode. No update in LPOFF mode since wake-up features available |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|      | 0               | Low  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|      | 1               | High   |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|      | Reset condition | Power on reset/read  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| IO_4 | Description     | Report IO_4 digital state in normal mode. No update in LPOFF mode since wake-up features available |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|      | 0               | Low  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|      | 1               | High   |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|      | Reset condition | Power on reset/read  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| IO_3 | Description     | Report IO_3 digital state in normal mode. No update in LPOFF mode since wake-up features available |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|      | 0               | Low  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|      | 1               | High   |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|      | Reset condition | Power on reset/read  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |

Table 40. IO\_INPUT description and configuration of the bits ...continued

|      |                 |  |
|------|-----------------|--|
| IO_2 | Description     | Report IO_2 digital state in normal mode. No update in LPOFF mode since wake-up features available |
|      | 0               | Low  |
|      | 1               | High   |
|      | Reset condition | Power on reset/read  |
| IO_0 | Description     | Report IO_0 digital state in normal mode. No update in LPOFF mode since wake-up features available |
|      | 0               | Low  |
|      | 1               | High   |
|      | Reset condition | Power on reset/read  |

13.3.11 DIAG\_VPRE

Table 41. DIAG\_VPRE register description

|      |       |       |       |          |       |        |         |           |      |            |           |         |         |         |          |      |
|------|-------|-------|-------|----------|-------|--------|---------|-----------|------|------------|-----------|---------|---------|---------|----------|------|
| Read |       |       |       |          |       |        |         |           |      |            |           |         |         |         |          |      |
|      | bit15 | bit14 | bit13 | bit12    | bit11 | bit10  | bit9    | bit8      | bit7 | bit6       | bit5      | bit4    | bit3    | bit2    | bit1     | bit0 |
| MOSI | 0     | 0     | 0     | 1        | 1     | 0      | 0       | 0         | 0    | 0          | 0         | 0       | 0       | 0       | 0        | 0    |
|      |       |       |       |          |       |        |         |           |      |            |           |         |         |         |          |      |
| MISO | SPI_G | WU_G  | CAN_G | Reserved | IO_G  | VPRE_G | VCORE_G | VOTHERS_G | BoB  | VPRE_STATE | TWARN_PRE | TSD_PRE | VPRE_OV | VPRE_UV | ILIM_PRE | 0    |

Table 42. DIAG\_VPRE description and configuration of the bits (default value in bold)

|            |                 |   |
|------------|-----------------|---|
| BoB        | Description     | Report a running mode of VPRE                                       |
|            | 0               | <b>Buck</b>   |
|            | 1               | Boost   |
|            | Reset condition | Power on reset  |
| VPRE_STATE | Description     | Report the activation state of VPRE SMPS                            |
|            | 0               | SMPS off  |
|            | 1               | <b>SMPS on</b>  |
|            | Reset condition | Power on reset  |
| TWARN_PRE  | Description     | Report a thermal warning from VPRE                                  |
|            | 0               | <b>No thermal warning (T<sub>J</sub> &lt; T<sub>WARN_PRE</sub>)</b> |
|            | 1               | Thermal warning (T <sub>J</sub> > T <sub>WARN_PRE</sub> )           |
|            | Reset condition | Power on reset/read   |
| TSD_PRE    | Description     | Thermal shutdown of VPRE  |
|            | 0               | <b>No TSD (T<sub>J</sub> &lt; T<sub>SD_PRE</sub>)</b>               |
|            | 1               | TSD occurred (T <sub>J</sub> > T <sub>SD_PRE</sub> )                |
|            | Reset condition | Power on reset/read   |



Table 42. DIAG\_VPRE description and configuration of the bits (default value in bold)...continued

|          |                 |   |
|----------|-----------------|---|
| VPRE_OV  | Description     | V <sub>PRE</sub> overvoltage detection                        |
|          | 0               | <b>No overvoltage</b> ( $V_{PRE} < V_{PRE\_OV}$ )             |
|          | 1               | Overvoltage detected ( $V_{PRE} > V_{PRE\_OV}$ )              |
|          | Reset condition | Power on reset/read   |
| VPRE_UV  | Description     | V <sub>PRE</sub> undervoltage detection                       |
|          | 0               | No undervoltage ( $V_{PRE} > V_{PRE\_UV}$ )                   |
|          | 1               | <b>Undervoltage detected</b> ( $V_{PRE} < V_{PRE\_UV}$ )      |
|          | Reset condition | Power on reset/read   |
| ILIM_PRE | Description     | Report a current limitation condition on V <sub>PRE</sub>     |
|          | 0               | <b>No current limitation</b> ( $I_{PRE\_PK} < I_{PRE\_LIM}$ ) |
|          | 1               | Current limitation ( $I_{PRE\_PK} > I_{PRE\_LIM}$ )           |
|          | Reset condition | Power on reset/read   |

13.3.12 DIAG\_VCORE

Table 43. DIAG\_VCORE register description

|      |       |       |       |          |       |        |         |           |      |             |            |          |             |             |      |      |
|------|-------|-------|-------|----------|-------|--------|---------|-----------|------|-------------|------------|----------|-------------|-------------|------|------|
| Read |       |       |       |          |       |        |         |           |      |             |            |          |             |             |      |      |
|      | bit15 | bit14 | bit13 | bit12    | bit11 | bit10  | bit9    | bit8      | bit7 | bit6        | bit5       | bit4     | bit3        | bit2        | bit1 | bit0 |
| MOSI | 0     | 0     | 0     | 1        | 1     | 0      | 1       | 0         | 0    | 0           | 0          | 0        | 0           | 0           | 0    | 0    |
| MISO | SPI_G | WU_G  | CAN_G | Reserved | IO_G  | VPRE_G | VCORE_G | VOTHERS_G | 0    | VCORE_STATE | TWARN_CORE | TSD_CORE | VCORE_FB_OV | VCORE_FB_UV | 0    | 0    |

Table 44. DIAG\_VCORE description and configuration of the bits (default value in bold)

|             |                 |   |
|-------------|-----------------|---|
| VCORE_STATE | Description     | Report the activation state of V <sub>CORE</sub> SMPS       |
|             | 0               | SMPS off  |
|             | 1               | <b>SMPS on</b>  |
|             | Reset condition | Power on reset  |
| TWARN_CORE  | Description     | Report a thermal warning from V <sub>CORE</sub>             |
|             | 0               | <b>No thermal warning</b> ( $T_J < T_{WARN\_CORE}$ )        |
|             | 1               | Thermal warning ( $T_J > T_{WARN\_CORE}$ )                  |
|             | Reset condition | Power on reset/read   |
| TSD_CORE    | Description     | Thermal shutdown of V <sub>CORE</sub>                       |
|             | 0               | <b>No TSD</b> ( $T_J < T_{SD\_CORE}$ )                      |
|             | 1               | TSD occurred ( $T_J > T_{SD\_CORE}$ )                       |
|             | Reset condition | Power on reset/read   |
| VCORE_FB_OV | Description     | V <sub>CORE</sub> overvoltage detection                     |
|             | 0               | <b>No overvoltage</b> ( $V_{CORE\_FB} < V_{CORE\_FB\_OV}$ ) |
|             | 1               | Overvoltage detected ( $V_{CORE\_FB} > V_{CORE\_FB\_OV}$ )  |
|             | Reset condition | Power on reset/read   |

Table 44. DIAG\_VCORE description and configuration of the bits (default value in bold)...continued

|             |                 |   |
|-------------|-----------------|---|
| VCORE_FB_UV | Description     | V <sub>CORE_FB</sub> undervoltage detection               |
|             | 0               | No undervoltage ( $V_{CORE\_FB} > V_{CORE\_FB\_UV}$ )     |
|             | <b>1</b>        | <b>Undervoltage</b> ( $V_{CORE\_FB} < V_{CORE\_FB\_UV}$ ) |
|             | Reset condition | Power on reset/read                                       |

### 13.3.13 DIAG\_VCCA

Table 45. DIAG\_VCCA register description

| Read |       |       |       |          |       |        |         |           |      |      |           |         |         |         |          |              |
|------|-------|-------|-------|----------|-------|--------|---------|-----------|------|------|-----------|---------|---------|---------|----------|--------------|
|      | bit15 | bit14 | bit13 | bit12    | bit11 | bit10  | bit9    | bit8      | bit7 | bit6 | bit5      | bit4    | bit3    | bit2    | bit1     | bit0         |
| MOSI | 0     | 0     | 0     | 1        | 1     | 1      | 0       | 0         | 0    | 0    | 0         | 0       | 0       | 0       | 0        | 0            |
| MISO | SPI_G | WU_G  | CAN_G | Reserved | IO_G  | VPRE_G | VCORE_G | VOTHERS_G | 0    | 0    | TWARN_CCA | TSD_CCA | VCCA_OV | VCCA_UV | ILIM_CCA | ILIM_CCA_OFF |

Table 46. DIAG\_VCCA description and configuration of the bits (default value in bold)

|           |                 |  |
|-----------|-----------------|--|
| TWARN_CCA | Description     | Report a thermal warning from V <sub>CCA</sub> . Available only for internal pass MOSFET |
|           | <b>0</b>        | <b>No thermal warning</b> ( $T_J < T_{WARN\_CCA}$ )                                      |
|           | 1               | Thermal warning ( $T_J > T_{WARN\_CCA}$ )  |
|           | Reset condition | Power on reset/read  |
| TSD_CCA   | Description     | Thermal shutdown of V <sub>CCA</sub>   |
|           | <b>0</b>        | <b>NO TSD</b> ( $T_J < T_{SD\_CCA}$ )  |
|           | 1               | TSD occurred ( $T_J > T_{SD\_CCA}$ )   |
|           | Reset condition | Power on reset/read  |
| VCCA_OV   | Description     | V <sub>CCA</sub> overvoltage detection   |
|           | <b>0</b>        | <b>No overvoltage</b> ( $V_{CCA} < V_{CCA\_OV}$ )  |
|           | 1               | Overvoltage detected ( $V_{CCA} > V_{CCA\_OV}$ )   |
|           | Reset condition | Power on reset/read  |
| VCCA_UV   | Description     | V <sub>CCA</sub> undervoltage detection  |
|           | 0               | No undervoltage ( $V_{CCA} > V_{CCA\_UV}$ )  |
|           | <b>1</b>        | <b>Undervoltage detected</b> ( $V_{CCA} < V_{CCA\_UV}$ )                                 |
|           | Reset condition | Power on reset/read  |
| ILIM_CCA  | Description     | Report a current limitation condition on V <sub>CCA</sub>                                |
|           | <b>0</b>        | <b>No current limitation</b> ( $I_{CCA} < I_{CCA\_LIM}$ )                                |
|           | 1               | Current limitation ( $I_{CCA} > I_{CCA\_LIM}$ )  |
|           | Reset condition | Power on reset/read  |

Table 46. DIAG\_VCCA description and configuration of the bits (default value in bold)...continued

|              |                 |   |
|--------------|-----------------|---|
| ILIM_CCA_OFF | Description     | Maximum current limitation duration. Available only when an external PNP is connected |
|              | <b>0</b>        | $T_{LIMITATION} < T_{CCA\_LIM\_OFF}$  |
|              | <b>1</b>        | $T_{LIMITATION} > T_{CCA\_LIM\_OFF}$  |
|              | Reset condition | Power on reset/read   |

## 13.3.14 DIAG\_VAUX

Table 47. DIAG\_VAUX register description

| Read |       |       |       |          |       |        |         |           |      |      |      |         |         |         |          |              |
|------|-------|-------|-------|----------|-------|--------|---------|-----------|------|------|------|---------|---------|---------|----------|--------------|
|      | bit15 | bit14 | bit13 | bit12    | bit11 | bit10  | bit9    | bit8      | bit7 | bit6 | bit5 | bit4    | bit3    | bit2    | bit1     | bit0         |
| MOSI | 0     | 0     | 0     | 1        | 1     | 1      | 1       | 0         | 0    | 0    | 0    | 0       | 0       | 0       | 0        | 0            |
| MISO | SPI_G | WU_G  | CAN_G | Reserved | IO_G  | VPRE_G | VCORE_G | VOTHERS_G | 0    | 0    | 0    | TSD_AUX | VAUX_OV | VAUX_UV | ILIM_AUX | ILIM_AUX_OFF |

Table 48. DIAG\_VAUX description and configuration of the bits (default value in bold)

|              |                 |   |
|--------------|-----------------|---|
| TSD_AUX      | Description     | Thermal shutdown of V <sub>AUX</sub>                      |
|              | <b>0</b>        | <b>No TSD</b> ( $T_J < T_{SD\_AUX}$ )                     |
|              | <b>1</b>        | TSD occurred ( $T_J > T_{SD\_AUX}$ )                      |
|              | Reset condition | Power on reset/read                                       |
| VAUX_OV      | Description     | V <sub>AUX</sub> overvoltage detection                    |
|              | <b>0</b>        | <b>No overvoltage</b> ( $V_{AUX} < V_{AUX\_OV}$ )         |
|              | <b>1</b>        | Overvoltage detected ( $V_{AUX} > V_{AUX\_OV}$ )          |
|              | Reset condition | Power on reset/read                                       |
| VAUX_UV      | Description     | V <sub>AUX</sub> undervoltage detection                   |
|              | <b>0</b>        | No undervoltage ( $V_{AUX} > V_{AUX\_UV}$ )               |
|              | <b>1</b>        | <b>Undervoltage detected</b> ( $V_{AUX} < V_{AUX\_UV}$ )  |
|              | Reset condition | Power on reset/read                                       |
| ILIM_AUX     | Description     | Report a current limitation condition on V <sub>AUX</sub> |
|              | <b>0</b>        | <b>No current limitation</b> ( $I_{AUX} < I_{AUX\_LIM}$ ) |
|              | <b>1</b>        | Current limitation ( $I_{AUX} > I_{AUX\_LIM}$ )           |
|              | Reset condition | Power on reset/read                                       |
| ILIM_AUX_OFF | Description     | Maximum current limitation duration                       |
|              | <b>0</b>        | $T_{LIMITATION} < T_{AUX\_LIM\_OFF}$                      |
|              | <b>1</b>        | $T_{LIMITATION} > T_{AUX\_LIM\_OFF}$                      |
|              | Reset condition | Power on reset/read                                       |

## 13.3.15 DIAG\_VSUP\_VCAN

Table 49. DIAG\_VSUP\_VCAN register description

| Read |       |       |       |          |       |        |         |           |         |           |      |         |         |         |          |      |
|------|-------|-------|-------|----------|-------|--------|---------|-----------|---------|-----------|------|---------|---------|---------|----------|------|
|      | bit15 | bit14 | bit13 | bit12    | bit11 | bit10  | bit9    | bit8      | bit7    | bit6      | bit5 | bit4    | bit3    | bit2    | bit1     | bit0 |
| MOSI | 0     | 0     | 1     | 0        | 0     | 0      | 0       | 0         | 0       | 0         | 0    | 0       | 0       | 0       | 0        | 0    |
| MISO | SPI_G | WU_G  | CAN_G | Reserved | IO_G  | VPRE_G | VCORE_G | VOTHERS_G | VSNS_UV | VSUP_UV_7 | IPFF | TSD_CAN | VCAN_OV | VCAN_UV | ILIM_CAN | 0    |

Table 50. DIAG\_VSUP\_VCAN description and configuration of the bits (default value in bold)

|           |                 |   |
|-----------|-----------------|---|
| VSNS_UV   | Description     | Detection of battery voltage below $V_{SNS\_UV}$                      |
|           | 0               | $V_{BAT} > V_{SNS\_UV}$   |
|           | <b>1</b>        | <b><math>V_{BAT} &lt; V_{SNS\_UV}</math></b>                          |
|           | Reset condition | Power on reset/read   |
| VSUP_UV_7 | Description     | Detection of $V_{SUP}$ below $V_{SUP\_UV\_7}$                         |
|           | 0               | $V_{SUP} > V_{SUP\_UV\_7}$  |
|           | <b>1</b>        | <b><math>V_{SUP} &lt; V_{SUP\_UV\_7}</math></b>                       |
|           | Reset condition | Power on reset/read   |
| IPFF      | Description     | Input power feed forward (IPFF)                                       |
|           | <b>0</b>        | <b>Normal operation</b>   |
|           | 1               | IPFF mode activated   |
|           | Reset condition | Power on reset/read   |
| TSD_CAN   | Description     | Thermal shutdown of $V_{CAN}$   |
|           | <b>0</b>        | <b>NO TSD (<math>T_J &lt; T_{SD\_CAN}</math>)</b>                     |
|           | 1               | TSD occurred ( $T_J > T_{SD\_CAN}$ )                                  |
|           | Reset condition | Power on reset/read   |
| VCAN_OV   | Description     | $V_{CAN}$ overvoltage detection                                       |
|           | <b>0</b>        | <b>No overvoltage (<math>V_{CAN} &lt; V_{CAN\_OV}</math>)</b>         |
|           | 1               | Overvoltage detected ( $V_{CAN} > V_{CAN\_OV}$ )                      |
|           | Reset condition | Power on reset/read   |
| VCAN_UV   | Description     | $V_{CAN}$ undervoltage detection                                      |
|           | 0               | No undervoltage ( $V_{CAN} > V_{CAN\_UV}$ )                           |
|           | <b>1</b>        | <b>Undervoltage detected (<math>V_{CAN} &lt; V_{CAN\_UV}</math>)</b>  |
|           | Reset condition | Power on reset/read   |
| ILIM_CAN  | Description     | Report a current limitation condition on $V_{CAN}$                    |
|           | <b>0</b>        | <b>No current limitation (<math>I_{CAN} &lt; I_{CAN\_LIM}</math>)</b> |
|           | 1               | Current limitation ( $I_{CAN} > I_{CAN\_LIM}$ )                       |
|           | Reset condition | Power on reset/read   |

13.3.16 DIAG\_CAN\_1

Table 51. DIAG\_CAN\_1 register description

|      |       |       |       |          |       |        |         |           |           |          |           |          |         |      |         |         |
|------|-------|-------|-------|----------|-------|--------|---------|-----------|-----------|----------|-----------|----------|---------|------|---------|---------|
| Read |       |       |       |          |       |        |         |           |           |          |           |          |         |      |         |         |
|      | bit15 | bit14 | bit13 | bit12    | bit11 | bit10  | bit9    | bit8      | bit7      | bit6     | bit5      | bit4     | bit3    | bit2 | bit1    | bit0    |
| MOSI | 0     | 0     | 1     | 0        | 0     | 0      | 1       | 0         | 0         | 0        | 0         | 0        | 0       | 0    | 0       | 0       |
|      |       |       |       |          |       |        |         |           |           |          |           |          |         |      |         |         |
| MISO | SPI_G | WU_G  | CAN_G | Reserved | IO_G  | VPRE_G | VCORE_G | VOTHERS_G | CANH_BATT | CANH_GND | CANL_BATT | CANL_GND | CAN_DOM | 0    | RXD_REC | TXD_DOM |

Table 52. DIAG\_CAN\_1 description and configuration of the bits (default value in bold)

|           |                 |   |
|-----------|-----------------|---|
| CANH_BATT | Description     | CANH short-circuit to battery detection                   |
|           | 0               | <b>No failure</b>   |
|           | 1               | Failure detected  |
|           | Reset condition | Power on reset/read                                       |
| CANH_GND  | Description     | CANH short-circuit to GND detection                       |
|           | 0               | <b>No failure</b>   |
|           | 1               | Failure detected  |
|           | Reset condition | Power on reset/read                                       |
| CANL_BATT | Description     | CANL short-circuit to battery detection                   |
|           | 0               | <b>No failure</b>   |
|           | 1               | Failure detected  |
|           | Reset condition | Power on reset/read                                       |
| CANL_GND  | Description     | CANL short-circuit to GND detection                       |
|           | 0               | <b>No failure</b>   |
|           | 1               | Failure detected  |
|           | Reset condition | Power on reset/read                                       |
| CAN_DOM   | Description     | CAN-bus dominant clamping detection                       |
|           | 0               | <b>No failure</b>   |
|           | 1               | Failure detected  |
|           | Reset condition | Power on reset/read                                       |
| RXD_REC   | Description     | RXD recessive clamping detection (short-circuit to 5.0 V) |
|           | 0               | <b>No failure</b>   |
|           | 1               | Failure detected  |
|           | Reset condition | Power on reset/read                                       |
| TXD_DOM   | Description     | TXD dominant clamping detection (short-circuit to GND)    |
|           | 0               | <b>No failure</b>   |
|           | 1               | Failure detected  |

Table 52. DIAG\_CAN\_1 description and configuration of the bits (default value in bold)...

|  |                 |                     |
|--|-----------------|---------------------|
|  | Reset condition | Power on reset/read |
|--|-----------------|---------------------|

13.3.17 DIAG\_CAN\_2

Table 53. DIAG\_CAN\_2 register description

|      |       |       |       |          |       |        |         |           |          |          |      |          |          |      |        |        |
|------|-------|-------|-------|----------|-------|--------|---------|-----------|----------|----------|------|----------|----------|------|--------|--------|
| Read |       |       |       |          |       |        |         |           |          |          |      |          |          |      |        |        |
|      | bit15 | bit14 | bit13 | bit12    | bit11 | bit10  | bit9    | bit8      | bit7     | bit6     | bit5 | bit4     | bit3     | bit2 | bit1   | bit0   |
| MOSI | 0     | 0     | 1     | 0        | 0     | 1      | 0       | 0         | 0        | 0        | 0    | 0        | 0        | 0    | 0      | 0      |
|      |       |       |       |          |       |        |         |           |          |          |      |          |          |      |        |        |
| MISO | SPI_G | WU_G  | CAN_G | Reserved | IO_G  | VPRE_G | VCORE_G | VOTHERS_G | Reserved | Reserved | 0    | Reserved | Reserved | 0    | CAN_OT | CAN_OC |

Table 54. DIAG\_CAN\_2 description and configuration of the bits (default value in bold)

|        |                 |                               |
|--------|-----------------|-------------------------------|
| CAN_OT | Description     | CAN overtemperature detection |
|        | 0               | No failure                    |
|        | 1               | Failure detected              |
|        | Reset condition | Power on reset/read           |
| CAN_OC | Description     | CAN overcurrent detection     |
|        | 0               | No failure                    |
|        | 1               | Failure detected              |
|        | Reset condition | Power on reset/read           |

13.3.18 DIAG\_SPI

Table 55. DIAG\_SPI register description

|      |       |       |       |          |       |        |         |           |         |      |         |      |         |      |            |      |
|------|-------|-------|-------|----------|-------|--------|---------|-----------|---------|------|---------|------|---------|------|------------|------|
| Read |       |       |       |          |       |        |         |           |         |      |         |      |         |      |            |      |
|      | bit15 | bit14 | bit13 | bit12    | bit11 | bit10  | bit9    | bit8      | bit7    | bit6 | bit5    | bit4 | bit3    | bit2 | bit1       | bit0 |
| MOSI | 0     | 0     | 1     | 0        | 0     | 1      | 1       | 0         | 0       | 0    | 0       | 0    | 0       | 0    | 0          | 0    |
|      |       |       |       |          |       |        |         |           |         |      |         |      |         |      |            |      |
| MISO | SPI_G | WU_G  | CAN_G | Reserved | IO_G  | VPRE_G | VCORE_G | VOTHERS_G | SPI_ERR | 0    | SPI_CLK | 0    | SPI_REQ | 0    | SPI_PARITY | 0    |

Table 56. DIAG\_SPI description and configuration of the bits (default value in blue)

|         |                 |  |
|---------|-----------------|--|
| SPI_ERR | Description     | Secured SPI communication check            |
|         | 0               | No error                                   |
|         | 1               | Error detected in the secured bits         |
|         | Reset condition | Power on reset/read                        |
| SPI_CLK | Description     | SCLK error detection                       |
|         | 0               | 16 clock cycles during NCS low             |
|         | 1               | Wrong number of clock cycles (<16 or > 16) |
|         | Reset condition | Power on reset/read                        |

Table 56. DIAG\_SPI description and configuration of the bits (default value in blue)...continued

|            |                 |   |
|------------|-----------------|---|
| SPI_REQ    | Description     | Invalid SPI access (wrong write or read, write to INIT registers in normal mode, wrong address) |
|            | 0               | No error  |
|            | 1               | SPI violation   |
|            | Reset condition | Power on reset/read   |
| SPI_PARITY | Description     | SPI parity bit error detection  |
|            | 0               | Parity bit OK   |
|            | 1               | Parity bit error  |
|            | Reset condition | Power on reset/read   |

13.3.19 Mode

Table 57. Mode register description

|       |       |       |       |          |       |        |         |           |         |               |          |          |          |          |          |          |
|-------|-------|-------|-------|----------|-------|--------|---------|-----------|---------|---------------|----------|----------|----------|----------|----------|----------|
| Write |       |       |       |          |       |        |         |           |         |               |          |          |          |          |          |          |
|       | bit15 | bit14 | bit13 | bit12    | bit11 | bit10  | bit9    | bit8      | bit7    | bit6          | bit5     | bit4     | bit3     | bit2     | bit1     | bit0     |
| MOSI  | 1     | 0     | 1     | 0        | 1     | 0      | 1       | P         | VKAM_EN | LPOFF_AUTO_WU | GO_LPOFF | INT_REQ  | Secure_3 | Secure_2 | Secure_1 | Secure_0 |
| MISO  | SPI_G | WU_G  | CAN_G | Reserved | IO_G  | VPRE_G | VCORE_G | VOTHERS_G | VKAM_EN | Reserved      | Reserved | Reserved | INIT     | NORMAL   | DFS      | LPOFF    |
| Read  |       |       |       |          |       |        |         |           |         |               |          |          |          |          |          |          |
|       | bit15 | bit14 | bit13 | bit12    | bit11 | bit10  | bit9    | bit8      | bit7    | bit6          | bit5     | bit4     | bit3     | bit2     | bit1     | bit0     |
| MOSI  | 0     | 0     | 1     | 0        | 1     | 0      | 1       | 0         | 0       | 0             | 0        | 0        | 0        | 0        | 0        | 0        |
| MISO  | SPI_G | WU_G  | CAN_G | Reserved | IO_G  | VPRE_G | VCORE_G | VOTHERS_G | VKAM_EN | Reserved      | Reserved | Reserved | INIT     | NORMAL   | DFS      | LPOFF    |

Table 58. Mode description and configuration of the bits (default value in bold)

|               |                 |   |
|---------------|-----------------|---|
| VKAM_EN       | Description     | V <sub>KAM</sub> control (default state depends on part number) |
|               | 0               | DISABLED  |
|               | 1               | ENABLED   |
|               | Reset condition | Power on reset  |
| LPOFF_AUTO_WU | Description     | Configure the device in LPOFF_AUTO_WU                           |
|               | 0               | No action   |
|               | 1               | Go to LPOFF mode and wake-up automatically after 1.0 ms         |
|               | Reset condition | Power on reset/refresh after LPOFF                              |
| GO_LPOFF      | Description     | Configure the device in LPOFF-SLEEP                             |
|               | 0               | No action   |
|               | 1               | Go to LPOFF mode and wait for wake-up event                     |
|               | Reset condition | Power on reset/refresh after LPOFF                              |

Table 58. Mode description and configuration of the bits (default value in bold)...continued

|            |                 |  |
|------------|-----------------|--|
| INT_REQ    | Description     | Request for an INT pulse   |
|            | 0               | No Request   |
|            | 1               | Request for an INT pulse   |
|            | Reset condition | Power on reset   |
| INIT       | Description     | Report if INIT mode of the main logic state machine is entered                         |
|            | 0               | Not in INIT mode   |
|            | 1               | INIT mode  |
|            | Reset condition | Power on reset   |
| NORMAL     | Description     | Report if normal mode of the main logic state machine is entered                       |
|            | 0               | Not in normal mode   |
|            | 1               | Normal mode  |
|            | Reset condition | Power on reset   |
| DFS        | Description     | Report if the device resumes from deep fail-safe mode                                  |
|            | 0               | Not in deep fail-safe  |
|            | 1               | Resume from deep fail-safe   |
|            | Reset condition | Power on reset/read  |
| LPOFF      | Description     | Report if the device resumes from LPOFF-sleep or LPOFF_AUTO_WU mode                    |
|            | 0               | Not in LPOFF   |
|            | 1               | Resume from LPOFF  |
|            | Reset condition | Power on reset/read  |
| Secure 3:0 | Description     | Secured bits based on write bits   |
|            |                 | Secured_3 = NOT(bit5)<br>Secured_2 = NOT(bit4)<br>Secured_1 = bit7<br>Secured_0 = bit6 |

13.3.20 REG\_MODE

Table 59. REG\_MODE register description

| Write |       |       |       |          |       |        |         |           |          |          |          |          |          |          |          |          |
|-------|-------|-------|-------|----------|-------|--------|---------|-----------|----------|----------|----------|----------|----------|----------|----------|----------|
|       | bit15 | bit14 | bit13 | bit12    | bit11 | bit10  | bit9    | bit8      | bit7     | bit6     | bit5     | bit4     | bit3     | bit2     | bit1     | bit0     |
| MOSI  | 1     | 0     | 1     | 0        | 1     | 1      | 0       | P         | VCORE_EN | VCCA_EN  | VAUX_EN  | VCAN_EN  | Secure_3 | Secure_2 | Secure_1 | Secure_0 |
|       |       |       |       |          |       |        |         |           |          |          |          |          |          |          |          |          |
| MISO  | SPI_G | WU_G  | CAN_G | Reserved | IO_G  | VPRE_G | VCORE_G | VOTHERS_G | Reserved | Reserved | Reserved | Reserved | VCORE_EN | VCCA_EN  | VAUX_EN  | VCAN_EN  |
|       |       |       |       |          |       |        |         |           |          |          |          |          |          |          |          |          |
| Read  |       |       |       |          |       |        |         |           |          |          |          |          |          |          |          |          |
|       | bit15 | bit14 | bit13 | bit12    | bit11 | bit10  | bit9    | bit8      | bit7     | bit6     | bit5     | bit4     | bit3     | bit2     | bit1     | bit0     |
| MOSI  | 0     | 0     | 1     | 0        | 1     | 1      | 0       | 0         | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        |
|       |       |       |       |          |       |        |         |           |          |          |          |          |          |          |          |          |
| MISO  | SPI_G | WU_G  | CAN_G | Reserved | IO_G  | VPRE_G | VCORE_G | VOTHERS_G | Reserved | Reserved | Reserved | Reserved | VCORE_EN | VCCA_EN  | VAUX_EN  | VCAN_EN  |



Table 60. REG\_MODE description and configuration of the bits (default value in bold)

|            |                 |  |
|------------|-----------------|--|
| VCORE_EN   | Description     | V <sub>CORE</sub> control (switch off not recommended if V <sub>CORE</sub> is safety critical) |
|            | 0               | Disabled   |
|            | <b>1</b>        | <b>Enabled</b>   |
|            | Reset condition | Power on reset   |
| VCCA_EN    | Description     | V <sub>CCA</sub> control (switch off not recommended if V <sub>CCA</sub> is safety critical)   |
|            | 0               | Disabled   |
|            | <b>1</b>        | <b>Enabled</b>   |
|            | Reset condition | Power on reset   |
| VAUX_EN    | Description     | V <sub>AUX</sub> control (switch off not recommended if V <sub>AUX</sub> is safety critical)   |
|            | 0               | Disabled   |
|            | <b>1</b>        | <b>Enabled</b>   |
|            | Reset condition | Power on reset   |
| VCAN_EN    | Description     | V <sub>CAN</sub> control   |
|            | 0               | Disabled   |
|            | <b>1</b>        | <b>Enabled</b>   |
|            | Reset condition | Power on reset   |
| Secure 3:0 | Description     | Secured bits based on write bits   |
|            |                 | Secured_3 = NOT(bit5)<br>Secured_2 = NOT(bit4)<br>Secured_1 = bit7<br>Secured_0 = bit6         |

13.3.21 IO\_OUT\_AMUX

Table 61. IO\_OUT\_AMUX register description

|       |       |       |       |          |       |        |         |           |             |          |          |          |          |        |        |        |
|-------|-------|-------|-------|----------|-------|--------|---------|-----------|-------------|----------|----------|----------|----------|--------|--------|--------|
| Write |       |       |       |          |       |        |         |           |             |          |          |          |          |        |        |        |
|       | bit15 | bit14 | bit13 | bit12    | bit11 | bit10  | bit9    | bit8      | bit7        | bit6     | bit5     | bit4     | bit3     | bit2   | bit1   | bit0   |
| MOSI  | 1     | 0     | 1     | 0        | 1     | 1      | 1       | P         | IO_OUT_4_EN | IO_OUT_4 | 0        | 0        | 0        | AMUX_2 | AMUX_1 | AMUX_0 |
| MISO  | SPI_G | WU_G  | CAN_G | Reserved | IO_G  | VPRE_G | VCORE_G | VOTHERS_G | IO_OUT_4_EN | IO_OUT_4 | Reserved | Reserved | Reserved | AMUX_2 | AMUX_1 | AMUX_0 |
| Read  |       |       |       |          |       |        |         |           |             |          |          |          |          |        |        |        |
|       | bit15 | bit14 | bit13 | bit12    | bit11 | bit10  | bit9    | bit8      | bit7        | bit6     | bit5     | bit4     | bit3     | bit2   | bit1   | bit0   |
| MOSI  | 0     | 0     | 1     | 0        | 1     | 1      | 1       | 0         | 0           | 0        | 0        | 0        | 0        | 0      | 0      | 0      |
| MISO  | SPI_G | WU_G  | CAN_G | Reserved | IO_G  | VPRE_G | VCORE_G | VOTHERS_G | IO_OUT_4_EN | IO_OUT_4 | Reserved | Reserved | Reserved | AMUX_2 | AMUX_1 | AMUX_0 |

Table 62. IO\_OUT\_AMUX description and configuration of the bits (default value in bold)

|             |                 |  |
|-------------|-----------------|--|
| IO_OUT_4_EN | Description     | Enable the output gate driver capability for IO_4      |
|             | <b>0</b>        | <b>High-impedance (IO_4 configured as input)</b>       |
|             | <b>1</b>        | <b>Enabled (IO_4 configured as output gate driver)</b> |
|             | Reset condition | Power on reset   |

Table 62. IO\_OUT\_AMUX description and configuration of the bits (default value in bold)...continued

|          |                 |   |
|----------|-----------------|---|
| IO_OUT_4 | Description     | Configure IO_4 output gate driver state |
|          | <b>0</b>        | <b>Low</b>                              |
|          | 1               | High                                    |
|          | Reset condition | Power on reset                          |
| AMUX_2:0 | Description     | Select AMUX output                      |
|          | <b>000</b>      | <b>V<sub>REF</sub></b>                  |
|          | 001             | V <sub>SNS</sub> wide range             |
|          | 010             | IO_0 wide range                         |
|          | 011             | IO_5 wide range                         |
|          | 100             | V <sub>SNS</sub> tight range            |
|          | 101             | IO_0 tight range                        |
|          | 110             | IO_5 tight range/VKAM                   |
|          | 111             | Die Temperature Sensor                  |
|          | Reset condition | Power on reset                          |

13.3.22 CAN\_MODE

Table 63. CAN\_MODE register description

|       |       |       |       |          |       |        |         |           |            |            |              |          |          |          |        |          |
|-------|-------|-------|-------|----------|-------|--------|---------|-----------|------------|------------|--------------|----------|----------|----------|--------|----------|
| Write |       |       |       |          |       |        |         |           |            |            |              |          |          |          |        |          |
|       | bit15 | bit14 | bit13 | bit12    | bit11 | bit10  | bit9    | bit8      | bit7       | bit6       | bit5         | bit4     | bit3     | bit2     | bit1   | bit0     |
| MOSI  | 1     | 0     | 1     | 1        | 0     | 0      | 0       | P         | CAN_MODE_1 | CAN_MODE_0 | CAN_AUTO_DIS | 0        | 0        | 0        | 0      | 0        |
| MISO  | SPI_G | WU_G  | CAN_G | Reserved | IO_G  | VPRE_G | VCORE_G | VOTHERS_G | CAN_MODE_1 | CAN_MODE_0 | CAN_AUTO_DIS | Reserved | Reserved | Reserved | CAN_WU | Reserved |
| Read  |       |       |       |          |       |        |         |           |            |            |              |          |          |          |        |          |
|       | bit15 | bit14 | bit13 | bit12    | bit11 | bit10  | bit9    | bit8      | bit7       | bit6       | bit5         | bit4     | bit3     | bit2     | bit1   | bit0     |
| MOSI  | 0     | 0     | 1     | 1        | 0     | 0      | 0       | 0         | 0          | 0          | 0            | 0        | 0        | 0        | 0      | 0        |
| MISO  | SPI_G | WU_G  | CAN_G | Reserved | IO_G  | VPRE_G | VCORE_G | VOTHERS_G | CAN_MODE_1 | CAN_MODE_0 | CAN_AUTO_DIS | Reserved | Reserved | Reserved | CAN_WU | Reserved |

Table 64. CAN\_MODE description and configuration of the bits (default value in bold)

|                             |                 |                                 |
|-----------------------------|-----------------|---------------------------------|
| CAN_MODE_1:0 <sup>[1]</sup> | Description     | Configure the CAN mode          |
|                             | 00              | Sleep/no wake-up capability     |
|                             | 01              | Listen only                     |
|                             | <b>10</b>       | <b>Sleep/wake-up capability</b> |
|                             | 11              | Normal operation mode           |
|                             | Reset condition | Power on reset                  |

Table 64. CAN\_MODE description and configuration of the bits (default value in bold)...continued

|              |                 |   |
|--------------|-----------------|---|
| CAN_AUTO_DIS | Description     | Automatic CAN TX disable  |
|              | 0               | NO auto disable   |
|              | 1               | <b>Reset CAN_MODE from '11' to '01' on CAN_OT or TXD_DOM or RXD_REC event</b> |
|              | Reset condition | Power on reset  |
| CAN_WU       | Description     | Report a wake-up event from the CAN   |
|              | 0               | <b>No wake-up</b>   |
|              | 1               | Wake-up detected  |
|              | Reset condition | Power on reset/read   |

[1] CAN mode is automatically configured to 'sleep + wake-up capability[10]' if CAN mode was different than 'sleep + no wake-up capability [00]' before the device enters in LPOFF. After LPOFF, the initial CAN mode prior to enter LPOFF is restored.

13.3.23 LDT\_AFTER\_RUN\_1

Table 65. LDT\_AFTER\_RUN\_1 register description

|       |       |       |       |          |       |        |         |           |      |      |      |      |      |      |      |      |
|-------|-------|-------|-------|----------|-------|--------|---------|-----------|------|------|------|------|------|------|------|------|
| Write |       |       |       |          |       |        |         |           |      |      |      |      |      |      |      |      |
|       | bit15 | bit14 | bit13 | bit12    | bit11 | bit10  | bit9    | bit8      | bit7 | bit6 | bit5 | bit4 | bit3 | bit2 | bit1 | bit0 |
| MOSI  | 1     | 0     | 1     | 1        | 0     | 1      | 0       | P         | B15  | B14  | B13  | B12  | B11  | B10  | B9   | B8   |
|       |       |       |       |          |       |        |         |           |      |      |      |      |      |      |      |      |
| MISO  | SPI_G | WU_G  | CAN_G | Reserved | IO_G  | VPRE_G | VCORE_G | VOTHERS_G | B15  | B14  | B13  | B12  | B11  | B10  | B9   | B8   |
|       |       |       |       |          |       |        |         |           |      |      |      |      |      |      |      |      |
| Read  |       |       |       |          |       |        |         |           |      |      |      |      |      |      |      |      |
|       | bit15 | bit14 | bit13 | bit12    | bit11 | bit10  | bit9    | bit8      | bit7 | bit6 | bit5 | bit4 | bit3 | bit2 | bit1 | bit0 |
| MOSI  | 0     | 0     | 1     | 1        | 0     | 1      | 0       | 0         | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
|       |       |       |       |          |       |        |         |           |      |      |      |      |      |      |      |      |
| MISO  | SPI_G | WU_G  | CAN_G | Reserved | IO_G  | VPRE_G | VCORE_G | VOTHERS_G | B15  | B14  | B13  | B12  | B11  | B10  | B9   | B8   |

Table 66. LDT\_AFTER\_RUN\_1 description and configuration of the bits (default value in bold)

|       |                 |   |
|-------|-----------------|---|
| B15:8 | Description     | Long duration timer - after run value     |
|       | 00 to FF        | After run value (8 most significant bits) |
|       | Reset condition | Power on reset                            |

13.3.24 LDT\_AFTER\_RUN\_2

Table 67. LDT\_AFTER\_RUN\_2 register description

|       |       |       |       |          |       |        |         |           |      |      |      |      |      |      |      |      |
|-------|-------|-------|-------|----------|-------|--------|---------|-----------|------|------|------|------|------|------|------|------|
| Write |       |       |       |          |       |        |         |           |      |      |      |      |      |      |      |      |
|       | bit15 | bit14 | bit13 | bit12    | bit11 | bit10  | bit9    | bit8      | bit7 | bit6 | bit5 | bit4 | bit3 | bit2 | bit1 | bit0 |
| MOSI  | 1     | 0     | 1     | 1        | 0     | 1      | 1       | P         | B7   | B6   | B5   | B4   | B3   | B2   | B1   | B0   |
|       |       |       |       |          |       |        |         |           |      |      |      |      |      |      |      |      |
| MISO  | SPI_G | WU_G  | CAN_G | Reserved | IO_G  | VPRE_G | VCORE_G | VOTHERS_G | B7   | B6   | B5   | B4   | B3   | B2   | B1   | B0   |
|       |       |       |       |          |       |        |         |           |      |      |      |      |      |      |      |      |
| Read  |       |       |       |          |       |        |         |           |      |      |      |      |      |      |      |      |
|       | bit15 | bit14 | bit13 | bit12    | bit11 | bit10  | bit9    | bit8      | bit7 | bit6 | bit5 | bit4 | bit3 | bit2 | bit1 | bit0 |
| MOSI  | 0     | 0     | 1     | 1        | 0     | 1      | 1       | 0         | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
|       |       |       |       |          |       |        |         |           |      |      |      |      |      |      |      |      |
| MISO  | SPI_G | WU_G  | CAN_G | Reserved | IO_G  | VPRE_G | VCORE_G | VOTHERS_G | B7   | B6   | B5   | B4   | B3   | B2   | B1   | B0   |

Table 68. LDT\_AFTER\_RUN\_2 description and configuration of the bits (default value in bold)

|      |                 |  |
|------|-----------------|--|
| B7:0 | Description     | Long duration timer - after run value      |
|      | 00 to FF        | After run value (8 least significant bits) |
|      | Reset condition | Power on reset                             |

13.3.25 LDT\_WAKE\_UP\_1

Table 69. LDT\_WAKE\_UP\_1 register description

|       |       |       |       |          |       |        |         |           |      |      |      |      |      |      |      |      |
|-------|-------|-------|-------|----------|-------|--------|---------|-----------|------|------|------|------|------|------|------|------|
| Write |       |       |       |          |       |        |         |           |      |      |      |      |      |      |      |      |
|       | bit15 | bit14 | bit13 | bit12    | bit11 | bit10  | bit9    | bit8      | bit7 | bit6 | bit5 | bit4 | bit3 | bit2 | bit1 | bit0 |
| MOSI  | 1     | 0     | 1     | 1        | 1     | 0      | 0       | P         | B23  | B22  | B21  | B20  | B19  | B18  | B17  | B16  |
|       |       |       |       |          |       |        |         |           |      |      |      |      |      |      |      |      |
| MISO  | SPI_G | WU_G  | CAN_G | Reserved | IO_G  | VPRE_G | VCORE_G | VOTHERS_G | B23  | B22  | B21  | B20  | B19  | B18  | B17  | B16  |
|       |       |       |       |          |       |        |         |           |      |      |      |      |      |      |      |      |
| Read  |       |       |       |          |       |        |         |           |      |      |      |      |      |      |      |      |
|       | bit15 | bit14 | bit13 | bit12    | bit11 | bit10  | bit9    | bit8      | bit7 | bit6 | bit5 | bit4 | bit3 | bit2 | bit1 | bit0 |
| MOSI  | 0     | 0     | 1     | 1        | 1     | 0      | 0       | 0         | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
|       |       |       |       |          |       |        |         |           |      |      |      |      |      |      |      |      |
| MISO  | SPI_G | WU_G  | CAN_G | Reserved | IO_G  | VPRE_G | VCORE_G | VOTHERS_G | B23  | B22  | B21  | B20  | B19  | B18  | B17  | B16  |

Table 70. LDT\_WAKE\_UP\_1 description and configuration of the bits (default value in bold)

|        |                 |   |
|--------|-----------------|---|
| B23:16 | Description     | Long duration timer – wake-up value     |
|        | 00 to FF        | Wake-up value (8 most significant bits) |
|        | Reset condition | Power on reset                          |

13.3.26 LDT\_WAKE\_UP\_2

Table 71. LDT\_WAKE\_UP\_2 register description

|       |       |       |       |          |       |        |         |           |      |      |      |      |      |      |      |      |
|-------|-------|-------|-------|----------|-------|--------|---------|-----------|------|------|------|------|------|------|------|------|
| Write |       |       |       |          |       |        |         |           |      |      |      |      |      |      |      |      |
|       | bit15 | bit14 | bit13 | bit12    | bit11 | bit10  | bit9    | bit8      | bit7 | bit6 | bit5 | bit4 | bit3 | bit2 | bit1 | bit0 |
| MOSI  | 1     | 0     | 1     | 1        | 1     | 0      | 1       | P         | B15  | B14  | B13  | B12  | B11  | B10  | B9   | B8   |
|       |       |       |       |          |       |        |         |           |      |      |      |      |      |      |      |      |
| MISO  | SPI_G | WU_G  | CAN_G | Reserved | IO_G  | VPRE_G | VCORE_G | VOTHERS_G | B15  | B14  | B13  | B12  | B11  | B10  | B9   | B8   |
|       |       |       |       |          |       |        |         |           |      |      |      |      |      |      |      |      |
| Read  |       |       |       |          |       |        |         |           |      |      |      |      |      |      |      |      |
|       | bit15 | bit14 | bit13 | bit12    | bit11 | bit10  | bit9    | bit8      | bit7 | bit6 | bit5 | bit4 | bit3 | bit2 | bit1 | bit0 |
| MOSI  | 0     | 0     | 1     | 1        | 1     | 0      | 1       | 0         | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
|       |       |       |       |          |       |        |         |           |      |      |      |      |      |      |      |      |
| MISO  | SPI_G | WU_G  | CAN_G | Reserved | IO_G  | VPRE_G | VCORE_G | VOTHERS_G | B15  | B14  | B13  | B12  | B11  | B10  | B9   | B8   |

Table 72. LDT\_WAKE\_UP\_2 description and configuration of the bits (default value in bold)

|       |                 |                                     |
|-------|-----------------|-------------------------------------|
| B15:8 | Description     | Long duration timer – wake-up value |
|       | 00 to FF        | Wake-up value (8 intermediate bits) |
|       | Reset condition | Power on reset                      |

13.3.27 LDT\_WAKE\_UP\_3

Table 73. LDT\_WAKE\_UP\_3 register description

| Write |       |       |       |          |       |        |         |           |      |      |      |      |      |      |      |      |
|-------|-------|-------|-------|----------|-------|--------|---------|-----------|------|------|------|------|------|------|------|------|
|       | bit15 | bit14 | bit13 | bit12    | bit11 | bit10  | bit9    | bit8      | bit7 | bit6 | bit5 | bit4 | bit3 | bit2 | bit1 | bit0 |
| MOSI  | 1     | 0     | 1     | 1        | 1     | 1      | 0       | P         | B7   | B6   | B5   | B4   | B3   | B2   | B1   | B0   |
| MISO  | SPI_G | WU_G  | CAN_G | Reserved | IO_G  | VPRE_G | VCORE_G | VOTHERS_G | B7   | B6   | B5   | B4   | B3   | B2   | B1   | B0   |

| Read |       |       |       |          |       |        |         |           |      |      |      |      |      |      |      |      |
|------|-------|-------|-------|----------|-------|--------|---------|-----------|------|------|------|------|------|------|------|------|
|      | bit15 | bit14 | bit13 | bit12    | bit11 | bit10  | bit9    | bit8      | bit7 | bit6 | bit5 | bit4 | bit3 | bit2 | bit1 | bit0 |
| MOSI | 0     | 0     | 1     | 1        | 1     | 1      | 0       | 0         | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
| MISO | SPI_G | WU_G  | CAN_G | Reserved | IO_G  | VPRE_G | VCORE_G | VOTHERS_G | B7   | B6   | B5   | B4   | B3   | B2   | B1   | B0   |

Table 74. LDT\_WAKE\_UP\_3 description and configuration of the bits (default value in bold)

|      |                 |  |
|------|-----------------|--|
| B7:0 | Description     | Long duration timer – wake-up value      |
|      | 00 to FF        | Wake-up value (8 least significant bits) |
|      | Reset condition | Power on reset                           |

13.4 Detail of fail-safe logic register mapping

13.4.1 INIT\_FS1B\_TIMING

Table 75. INIT\_FS1B\_TIMING register description

| Write |       |       |       |          |       |        |         |           |             |             |             |               |             |             |             |             |
|-------|-------|-------|-------|----------|-------|--------|---------|-----------|-------------|-------------|-------------|---------------|-------------|-------------|-------------|-------------|
|       | bit15 | bit14 | bit13 | bit12    | bit11 | bit10  | bit9    | bit8      | bit7        | bit6        | bit5        | bit4          | bit3        | bit2        | bit1        | bit0        |
| MOSI  | 1     | 1     | 0     | 0        | 0     | 0      | 1       | p         | FS1B_TIME_3 | FS1B_TIME_2 | FS1B_TIME_1 | FS1B_TIME_0   | SECURE_3    | SECURE_2    | SECURE_1    | SECURE_0    |
| MISO  | SPI_G | WU_G  | CAN_G | Reserved | IO_G  | VPRE_G | VCORE_G | VOTHERS_G | SPI_FS_ERR  | SPI_FS_CLK  | SPI_FS_REQ  | SPI_FS_PARITY | FS1B_TIME_3 | FS1B_TIME_2 | FS1B_TIME_1 | FS1B_TIME_0 |

| Read |       |       |       |          |       |        |         |           |            |            |            |               |             |             |             |             |
|------|-------|-------|-------|----------|-------|--------|---------|-----------|------------|------------|------------|---------------|-------------|-------------|-------------|-------------|
|      | bit15 | bit14 | bit13 | bit12    | bit11 | bit10  | bit9    | bit8      | bit7       | bit6       | bit5       | bit4          | bit3        | bit2        | bit1        | bit0        |
| MOSI | 0     | 1     | 0     | 0        | 0     | 0      | 1       | 0         | 0          | 0          | 0          | 0             | 0           | 0           | 0           | 0           |
| MISO | SPI_G | WU_G  | CAN_G | Reserved | IO_G  | VPRE_G | VCORE_G | VOTHERS_G | SPI_FS_ERR | SPI_FS_CLK | SPI_FS_REQ | SPI_FS_PARITY | FS1B_TIME_3 | FS1B_TIME_2 | FS1B_TIME_1 | FS1B_TIME_0 |

Table 76. INIT\_FS1B\_TIMING. Description and configuration of the bits (Default value in bold)

|  |                 |  |  |
|--|-----------------|--|--|
| FS1B_TIME_3:0<br>(timing made with fail-safe oscillator) | Description     | FS1B timing range factor x1<br>(FS1B_TIME_RANGE bit = 0)                               | FS1B timing range factor x8<br>(FS1B_TIME_RANGE bit = 1) |
|  | 0000            | 0  | 0  |
|  | 0001            | 10 ms  | 80 ms  |
|  | 0010            | 13 ms  | 104 ms   |
|  | 0011            | 17 ms  | 135 ms   |
|  | 0100            | 22 ms  | 176 ms   |
|  | 0101            | 29 ms  | 228 ms   |
|  | <b>0110</b>     | <b>37 ms</b>   | 297 ms   |
|  | 0111            | 48 ms  | 386 ms   |
|  | 1000            | 63 ms  | 502 ms   |
|  | 1001            | 82 ms  | 653 ms   |
|  | 1010            | 106 ms   | 848 ms   |
|  | 1011            | 138 ms   | 1103 ms  |
|  | 1100            | 179 ms   | 1434 ms  |
|  | 1101            | 233 ms   | 1864 ms  |
|  | 1110            | 303 ms   | 2423 ms  |
|  | 1111            | 394 ms   | 3150 ms  |
|  | Reset condition | Power on reset   |  |
| Secure3:0  | Description     | Secured bits based on write bits   |  |
|  |                 | Secured_3 = NOT(bit5)<br>Secured_2 = NOT(bit4)<br>Secured_1 = bit7<br>Secured_0 = bit6 |  |

13.4.2 BIST

Table 77. BIST register description

|       |       |       |       |          |       |        |         |           |            |             |             |               |          |                |                |           |
|-------|-------|-------|-------|----------|-------|--------|---------|-----------|------------|-------------|-------------|---------------|----------|----------------|----------------|-----------|
| Write |       |       |       |          |       |        |         |           |            |             |             |               |          |                |                |           |
|       | bit15 | bit14 | bit13 | bit12    | bit11 | bit10  | bit9    | bit8      | bit7       | bit6        | bit5        | bit4          | bit3     | bit2           | bit1           | bit0      |
| MOSI  | 1     | 1     | 0     | 0        | 0     | 1      | 0       | P         | 0          | ABIST2_FS1B | ABIST2_VAUX | 0             | Secure_3 | Secure_2       | Secure_1       | Secure_0  |
| MISO  | SPI_G | WU_G  | CAN_G | Reserved | IO_G  | VPRE_G | VCORE_G | VOTHERS_G | SPI_FS_ERR | SPI_FS_CLK  | SPI_FS_REQ  | SPI_FS_PARITY | Reserved | ABIST2_FS1B_OK | ABIST2_VAUX_OK | ABIST1_OK |
| Read  |       |       |       |          |       |        |         |           |            |             |             |               |          |                |                |           |
|       | bit15 | bit14 | bit13 | bit12    | bit11 | bit10  | bit9    | bit8      | bit7       | bit6        | bit5        | bit4          | bit3     | bit2           | bit1           | bit0      |
| MOSI  | 0     | 1     | 0     | 0        | 0     | 1      | 0       | 0         | 0          | 0           | 0           | 0             | 0        | 0              | 0              | 0         |
| MISO  | SPI_G | WU_G  | CAN_G | Reserved | IO_G  | VPRE_G | VCORE_G | VOTHERS_G | SPI_FS_ERR | SPI_FS_CLK  | SPI_FS_REQ  | SPI_FS_PARITY | Reserved | ABIST2_FS1B_OK | ABIST2_VAUX_OK | ABIST1_OK |

Table 78. BIST description and configuration of the bits (default value in bold)

|                |                 |  |
|----------------|-----------------|--|
| ABIST2_FS1B    | Description     | Request ABIST execution on FS1B  |
|                | <b>0</b>        | <b>No action</b>   |
|                | 1               | Launch ABIST on FS1B   |
|                | Reset condition | Fail-safe power-on-reset   |
| ABIST2_VAUX    | Description     | Request ABIST execution on VAUX  |
|                | <b>0</b>        | <b>No action</b>   |
|                | 1               | Launch ABIST on VAUX   |
|                | Reset condition | Fail-safe power-on-reset   |
| Secure3:0      | Description     | Secured bits based on write bits   |
|                |                 | Secured_3 = NOT(bit5)<br>Secured_2 = NOT(bit4)<br>Secured_1 = bit7<br>Secured_0 = bit6 |
| ABIST2_FS1B_OK | Description     | Diagnostic of FS1B Analog BIST2 (executed on demand)                                   |
|                | <b>0</b>        | <b>FS1B ABIST fail or not executed</b>   |
|                | 1               | FS1B ABIST pass  |
|                | Reset condition | Fail-safe power-on-reset   |
| ABIST2_VAUX_OK | Description     | Diagnostic of VAUX Analog BIST2 (executed on demand)                                   |
|                | <b>0</b>        | <b>VAUX ABIST fail or not executed</b>   |
|                | 1               | VAUX ABIST pass  |
|                | Reset condition | Fail-safe power-on-reset   |
| ABIST1_OK      | Description     | Diagnostic of analog BIST1 (automatically executed)                                    |
|                | 0               | ABIST1 fail  |
|                | <b>1</b>        | <b>ABIST1 pass</b>   |
|                | Reset condition | Fail-safe power-on-reset   |

### 13.4.3 INIT\_SUPERVISOR

Table 79. INIT\_SUPERVISOR register description

| Write |       |       |       |          |       |        |         |           |            |            |            |                 |          |          |          |                 |
|-------|-------|-------|-------|----------|-------|--------|---------|-----------|------------|------------|------------|-----------------|----------|----------|----------|-----------------|
|       | bit15 | bit14 | bit13 | bit12    | bit11 | bit10  | bit9    | bit8      | bit7       | bit6       | bit5       | bit4            | bit3     | bit2     | bit1     | bit0            |
| MOSI  | 1     | 1     | 0     | 0        | 0     | 1      | 1       | P         | VCORE_5D   | VCCA_5D    | VAUX_5D    | FS1B_TIME_RANGE | Secure_3 | Secure_2 | Secure_1 | Secure_0        |
| MISO  | SPI_G | WU_G  | CAN_G | Reserved | IO_G  | VPRE_G | VCORE_G | VOTHERS_G | SPI_FS_ERR | SPI_FS_CLK | SPI_FS_REQ | SPI_FS_PARITY   | VCORE_5D | VCCA_5D  | VAUX_5D  | FS1B_TIME_RANGE |
| Read  |       |       |       |          |       |        |         |           |            |            |            |                 |          |          |          |                 |
|       | bit15 | bit14 | bit13 | bit12    | bit11 | bit10  | bit9    | bit8      | bit7       | bit6       | bit5       | bit4            | bit3     | bit2     | bit1     | bit0            |
| MOSI  | 0     | 1     | 0     | 0        | 0     | 1      | 1       | 0         | 0          | 0          | 0          | 0               | 0        | 0        | 0        | 0               |
| MISO  | SPI_G | WU_G  | CAN_G | Reserved | IO_G  | VPRE_G | VCORE_G | VOTHERS_G | SPI_FS_ERR | SPI_FS_CLK | SPI_FS_REQ | SPI_FS_PARITY   | VCORE_5D | VCCA_5D  | VAUX_5D  | FS1B_TIME_RANGE |

Table 80. INIT\_SUPERVISOR description and configuration of the bits (default value in bold)

|                 |                 |  |
|-----------------|-----------------|--|
| VCORE_5D        | Description     | Configure the V <sub>CORE</sub> undervoltage in degraded mode. Only valid for 5.0 V        |
|                 | 0               | <b>Normal 5.0 V undervoltage detection threshold (V<sub>CORE_FB_UV</sub>)</b>              |
|                 | 1               | Degraded mode, lower undervoltage detection threshold applied (V <sub>CORE_FB_UV_D</sub> ) |
|                 | Reset condition | Power on reset   |
| VCCA_5D         | Description     | Configure the V <sub>CCA</sub> undervoltage in degraded mode. Only valid for 5.0 V         |
|                 | 0               | <b>Normal 5.0 V undervoltage detection threshold (V<sub>CCA_UV_5</sub>)</b>                |
|                 | 1               | Degraded mode, lower undervoltage detection threshold applied (V <sub>CCA_UV_D</sub> )     |
|                 | Reset condition | Power on reset   |
| VAUX_5D         | Description     | Configure the V <sub>AUX</sub> undervoltage in degraded mode. Only valid for 5.0 V         |
|                 | 0               | <b>Normal 5.0 V undervoltage detection threshold (V<sub>AUX_UV_5</sub>)</b>                |
|                 | 1               | Degraded mode; lower undervoltage detection threshold applied (V <sub>AUX_UV_5D</sub> )    |
|                 | Reset condition | Power on reset   |
| FS1B_TIME_RANGE | Description     | Configure the FS1B timing range factor x1 or x8  |
|                 | 0               | <b>x1 timing range factor</b>  |
|                 | 1               | x8 timing range factor   |
|                 | Reset condition | Power on reset   |
| Secure3:0       | Description     | Secured bits based on write bits   |
|                 |                 | Secured_3 = NOT(bit5)<br>Secured_2= NOT(bit4)<br>Secured_1=bit7<br>Secured_0=bit6          |

13.4.4 INIT\_FAULT

Table 81. INIT\_FAULT register description

|       |       |       |       |          |       |        |         |           |            |                 |               |               |            |                 |               |               |
|-------|-------|-------|-------|----------|-------|--------|---------|-----------|------------|-----------------|---------------|---------------|------------|-----------------|---------------|---------------|
| Write |       |       |       |          |       |        |         |           |            |                 |               |               |            |                 |               |               |
|       | bit15 | bit14 | bit13 | bit12    | bit11 | bit10  | bit9    | bit8      | bit7       | bit6            | bit5          | bit4          | bit3       | bit2            | bit1          | bit0          |
| MOSI  | 1     | 1     | 0     | 0        | 1     | 0      | 0       | P         | FLT_ERR_FS | FS1B_CAN_IMPACT | FLT_ERR_IMP_1 | FLT_ERR_IMP_0 | Secure_3   | Secure_2        | Secure_1      | Secure_0      |
| MISO  | SPI_G | WU_G  | CAN_G | Reserved | IO_G  | VPRE_G | VCORE_G | VOTHERS_G | SPI_FS_ERR | SPI_FS_CLK      | SPI_FS_REQ    | SPI_FS_PARITY | FLT_ERR_FS | FS1B_CAN_IMPACT | FLT_ERR_IMP_1 | FLT_ERR_IMP_0 |
| Read  |       |       |       |          |       |        |         |           |            |                 |               |               |            |                 |               |               |
|       | bit15 | bit14 | bit13 | bit12    | bit11 | bit10  | bit9    | bit8      | bit7       | bit6            | bit5          | bit4          | bit3       | bit2            | bit1          | bit0          |
| MOSI  | 0     | 1     | 0     | 0        | 1     | 0      | 0       | 0         | 0          | 0               | 0             | 0             | 0          | 0               | 0             | 0             |
| MISO  | SPI_G | WU_G  | CAN_G | Reserved | IO_G  | VPRE_G | VCORE_G | VOTHERS_G | SPI_FS_ERR | SPI_FS_CLK      | SPI_FS_REQ    | SPI_FS_PARITY | FLT_ERR_FS | FS1B_CAN_IMPACT | FLT_ERR_IMP_1 | FLT_ERR_IMP_0 |



Table 82. INIT\_FAULT description and configuration of the bits (default value in bold)

|                 |                 |   |
|-----------------|-----------------|---|
| FLT_ERR_FS      | Description     | Configure the values of the fault error counter   |
|                 | <b>0</b>        | <b>intermediate = 3; final = 6</b>  |
|                 | 1               | intermediate = 1; final = 2   |
|                 | Reset condition | Power on reset  |
| FS1B_CAN_IMPACT | Description     | Configure CAN behavior when FS1B is asserted low  |
|                 | 0               | No effect   |
|                 | <b>1</b>        | <b>CAN in RX only or sleep mode when FS1B is asserted (depends on CAN_DIS_CFG bit in INIT_WU2 register)</b>   |
|                 | Reset condition | Power on reset  |
| FLT_ERR_IMP_1:0 | Description     | Configure RSTB and FS0B behavior when fault error counter ≥ intermediate value  |
|                 | 00              | No effect on RSTB and FS0B  |
|                 | <b>01</b>       | <b>FS0B is asserted low if FLT_ERR_CNT ≥ intermediate value</b>   |
|                 | 10              | RSTB is asserted low if FLT_ERR_CNT ≥ intermediate value and WD error counter = WD_CNT_ERR[1:0]   |
|                 | 11              | FS0B is asserted low if FLT_ERR_CNT ≥ intermediate value<br>RSTB is asserted low if FLT_ERR_CNT ≥ intermediate value and WD error counter = WD_CNT_ERR[1:0] |
|                 | Reset condition | Power on reset  |
| Secure3:0       | Description     | Secured bits based on write bits  |
|                 |                 | Secured_3 = NOT(bit5)<br>Secured_2 = NOT(bit4)<br>Secured_1 = bit7<br>Secured_0 = bit6  |

13.4.5 INIT\_FSSM

Table 83. INIT\_FSSM register description

|       |       |       |       |          |       |        |         |           |            |            |            |               |          |          |          |               |
|-------|-------|-------|-------|----------|-------|--------|---------|-----------|------------|------------|------------|---------------|----------|----------|----------|---------------|
| Write |       |       |       |          |       |        |         |           |            |            |            |               |          |          |          |               |
|       | bit15 | bit14 | bit13 | bit12    | bit11 | bit10  | bit9    | bit8      | bit7       | bit6       | bit5       | bit4          | bit3     | bit2     | bit1     | bit0          |
| MOSI  | 1     | 1     | 0     | 0        | 1     | 0      | 1       | P         | IO_45_FS   | Reserved   | Reserved   | RSTB_DURATION | Secure_3 | Secure_2 | Secure_1 | Secure_0      |
| MISO  | SPI_G | WU_G  | CAN_G | Reserved | IO_G  | VPRE_G | VCORE_G | VOTHERS_G | SPI_FS_ERR | SPI_FS_CLK | SPI_FS_REQ | SPI_FS_PARITY | IO_45_FS | Reserved | Reserved | RSTB_DURATION |
| Read  |       |       |       |          |       |        |         |           |            |            |            |               |          |          |          |               |
|       | bit15 | bit14 | bit13 | bit12    | bit11 | bit10  | bit9    | bit8      | bit7       | bit6       | bit5       | bit4          | bit3     | bit2     | bit1     | bit0          |
| MOSI  | 0     | 1     | 0     | 0        | 1     | 0      | 1       | 0         | 0          | 0          | 0          | 0             | 0        | 0        | 0        | 0             |
| MISO  | SPI_G | WU_G  | CAN_G | Reserved | IO_G  | VPRE_G | VCORE_G | VOTHERS_G | SPI_FS_ERR | SPI_FS_CLK | SPI_FS_REQ | SPI_FS_PARITY | IO_45_FS | Reserved | Reserved | RSTB_DURATION |

Table 84. INIT\_FSSM description and configuration of the bits (default value in bold)

|               |                 |  |
|---------------|-----------------|--|
| IO_45_FS      | Description     | Configure the couple of IO_4:5 as safety inputs for external IC error monitoring       |
|               | <b>0</b>        | <b>Not safety</b>  |
|               | 1               | Safety critical  |
|               | Reset condition | Power on reset   |
| RSTB_DURATION | Description     | Configure the RSTB low duration time   |
|               | <b>0</b>        | <b>10 ms</b>   |
|               | 1               | 1.0 ms   |
|               | Reset condition | Power on reset   |
| Secure3:0     | Description     | Secured bits based on write bits   |
|               |                 | Secured_3 = NOT(bit5)<br>Secured_2 = NOT(bit4)<br>Secured_1 = bit7<br>Secured_0 = bit6 |

13.4.6 INIT\_SF\_IMPACT

Table 85. INIT\_SF\_IMPACT register description

|       |       |       |       |          |       |        |         |           |            |            |             |               |           |          |             |             |
|-------|-------|-------|-------|----------|-------|--------|---------|-----------|------------|------------|-------------|---------------|-----------|----------|-------------|-------------|
| Write |       |       |       |          |       |        |         |           |            |            |             |               |           |          |             |             |
|       | bit15 | bit14 | bit13 | bit12    | bit11 | bit10  | bit9    | bit8      | bit7       | bit6       | bit5        | bit4          | bit3      | bit2     | bit1        | bit0        |
| MOSI  | 1     | 1     | 0     | 0        | 1     | 1      | 0       | P         | TDLY_TDUR  | DIS_8S     | WD_IMPACT_1 | WD_IMPACT_0   | Secure_3  | Secure_2 | Secure_1    | Secure_0    |
| MISO  | SPI_G | WU_G  | CAN_G | Reserved | IO_G  | VPRE_G | VCORE_G | VOTHERS_G | SPI_FS_ERR | SPI_FS_CLK | SPI_FS_REQ  | SPI_FS_PARITY | TDLY_TDUR | DIS_8S   | WD_IMPACT_1 | WD_IMPACT_0 |
| Read  |       |       |       |          |       |        |         |           |            |            |             |               |           |          |             |             |
|       | bit15 | bit14 | bit13 | bit12    | bit11 | bit10  | bit9    | bit8      | bit7       | bit6       | bit5        | bit4          | bit3      | bit2     | bit1        | bit0        |
| MOSI  | 0     | 1     | 0     | 0        | 1     | 1      | 0       | 0         | 0          | 0          | 0           | 0             | 0         | 0        | 0           | 0           |
| MISO  | SPI_G | WU_G  | CAN_G | Reserved | IO_G  | VPRE_G | VCORE_G | VOTHERS_G | SPI_FS_ERR | SPI_FS_CLK | SPI_FS_REQ  | SPI_FS_PARITY | TDLY_TDUR | DIS_8S   | WD_IMPACT_1 | WD_IMPACT_0 |

Table 86. INIT\_SF\_IMPACT description and configuration of the bits (default value in bold)

|           |                 |   |
|-----------|-----------------|---|
| TDLY_TDUR | Description     | FS1B delay or FS1B duration mode selection                |
|           | <b>0</b>        | <b>FS1B t<sub>DELAY</sub> mode</b>                        |
|           | 1               | FS1B t <sub>DURATION</sub> mode                           |
|           | Reset condition | Power on reset  |
| DIS_8S    | Description     | Disable the 8.0 s timer used to enter deep fail-safe mode |
|           | <b>0</b>        | <b>Enabled</b>  |
|           | 1               | Disabled  |
|           | Reset condition | Power on reset  |

Table 86. INIT\_SF\_IMPACT description and configuration of the bits (default value in bold)...continued

|               |                 |  |
|---------------|-----------------|--|
| WD_IMPACT_1:0 | Description     | Watchdog impact on RSTB and/or FS0B assertion  |
|               | 00              | No effect on RSTB and FS0B if WD error counter = WD_CNT_ERR[1:0]                       |
|               | <b>01</b>       | <b>RSTB only is asserted low if WD error counter = WD_CNT_ERR[1:0]</b>                 |
|               | 10              | FS0B only is asserted low if WD error counter = WD_CNT_ERR[1:0]                        |
|               | 11              | RSTB and FS0B are asserted low if WD error counter = WD_CNT_ERR[1:0]                   |
|               | Reset condition | Power on reset   |
| Secure3:0     | Description     | Secured bits based on write bits   |
|               |                 | Secured_3 = NOT(bit5)<br>Secured_2 = NOT(bit4)<br>Secured_1 = bit7<br>Secured_0 = bit6 |

13.4.7 WD\_WINDOW

Table 87. WD\_WINDOW register description

|                      |       |       |       |          |       |        |         |           |             |             |             |               |             |             |             |             |
|----------------------|-------|-------|-------|----------|-------|--------|---------|-----------|-------------|-------------|-------------|---------------|-------------|-------------|-------------|-------------|
| Write <sup>[1]</sup> |       |       |       |          |       |        |         |           |             |             |             |               |             |             |             |             |
|                      | bit15 | bit14 | bit13 | bit12    | bit11 | bit10  | bit9    | bit8      | bit7        | bit6        | bit5        | bit4          | bit3        | bit2        | bit1        | bit0        |
| MOSI                 | 1     | 1     | 0     | 0        | 1     | 1      | 1       | P         | WD_WINDOW_3 | WD_WINDOW_2 | WD_WINDOW_1 | WD_WINDOW_0   | Secure_3    | Secure_2    | Secure_1    | Secure_0    |
|                      |       |       |       |          |       |        |         |           |             |             |             |               |             |             |             |             |
| MISO                 | SPI_G | WU_G  | CAN_G | Reserved | IO_G  | VPRE_G | VCORE_G | VOTHERS_G | SPI_FS_ERR  | SPI_FS_CLK  | SPI_FS_REQ  | SPI_FS_PARITY | WD_WINDOW_3 | WD_WINDOW_2 | WD_WINDOW_1 | WD_WINDOW_0 |
|                      |       |       |       |          |       |        |         |           |             |             |             |               |             |             |             |             |
| Read                 |       |       |       |          |       |        |         |           |             |             |             |               |             |             |             |             |
|                      | bit15 | bit14 | bit13 | bit12    | bit11 | bit10  | bit9    | bit8      | bit7        | bit6        | bit5        | bit4          | bit3        | bit2        | bit1        | bit0        |
| MOSI                 | 0     | 1     | 0     | 0        | 1     | 1      | 1       | 0         | 0           | 0           | 0           | 0             | 0           | 0           | 0           | 0           |
|                      |       |       |       |          |       |        |         |           |             |             |             |               |             |             |             |             |
| MISO                 | SPI_G | WU_G  | CAN_G | Reserved | IO_G  | VPRE_G | VCORE_G | VOTHERS_G | SPI_FS_ERR  | SPI_FS_CLK  | SPI_FS_REQ  | SPI_FS_PARITY | WD_WINDOW_3 | WD_WINDOW_2 | WD_WINDOW_1 | WD_WINDOW_0 |

[1] Any write command to the WD\_WINDOW register in the normal mode should be followed by a read command to verify the correct change of the WD window duration.

Table 88. WD\_WINDOW description and configuration of the bits (default value in bold)

|               |                 |  |
|---------------|-----------------|--|
| WD_WINDOW_3:0 | Description     | Configure the watchdog window duration. Duty cycle if set to 50 %                      |
|               | 0000            | Disable (in INIT phase only)   |
|               | 0001            | 1.0 ms   |
|               | 0010            | 2.0 ms   |
|               | <b>0011</b>     | <b>3.0 ms</b>  |
|               | 0100            | 4.0 ms   |
|               | 0101            | 6.0 ms   |
|               | 0110            | 8.0 ms   |
|               | 0111            | 12 ms  |
|               | 1000            | 16 ms  |
|               | 1001            | 24 ms  |
|               | 1010            | 32 ms  |
|               | 1011            | 64 ms  |
|               | 1100            | 128 ms   |
|               | 1101            | 256 ms   |
|               | 1110            | 512 ms   |
|               | 1111            | 1024 ms  |
|               | Reset condition | Power on reset   |
| Secure3:0     | Description     | Secured bits based on write bits   |
|               |                 | Secured_3 = NOT(bit5)<br>Secured_2 = NOT(bit4)<br>Secured_1 = bit7<br>Secured_0 = bit6 |

13.4.8 LFSR

Table 89. LFSR register description

|       |       |       |       |          |       |        |         |           |        |        |        |        |        |        |        |        |
|-------|-------|-------|-------|----------|-------|--------|---------|-----------|--------|--------|--------|--------|--------|--------|--------|--------|
| Write |       |       |       |          |       |        |         |           |        |        |        |        |        |        |        |        |
|       | bit15 | bit14 | bit13 | bit12    | bit11 | bit10  | bit9    | bit8      | bit7   | bit6   | bit5   | bit4   | bit3   | bit2   | bit1   | bit0   |
| MOSI  | 1     | 1     | 0     | 1        | 0     | 0      | 0       | P         | LFSR_7 | LFSR_6 | LFSR_5 | LFSR_4 | LFSR_3 | LFSR_2 | LFSR_1 | LFSR_0 |
| MISO  | SPI_G | WU_G  | CAN_G | Reserved | IO_G  | VPRE_G | VCORE_G | VOTHERS_G | LFSR_7 | LFSR_6 | LFSR_5 | LFSR_4 | LFSR_3 | FSR_2  | LFSR_1 | LFSR_0 |
| Read  |       |       |       |          |       |        |         |           |        |        |        |        |        |        |        |        |
|       | bit15 | bit14 | bit13 | bit12    | bit11 | bit10  | bit9    | bit8      | bit7   | bit6   | bit5   | bit4   | bit3   | bit2   | bit1   | bit0   |
| MOSI  | 0     | 1     | 0     | 1        | 0     | 0      | 0       | 0         | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      |
| MISO  | SPI_G | WU_G  | CAN_G | Reserved | IO_G  | VPRE_G | VCORE_G | VOTHERS_G | LFSR_7 | LFSR_6 | LFSR_5 | LFSR_4 | LFSR_3 | LFSR_2 | LFSR_1 | LFSR_0 |

Table 90. LFSR description and configuration of the bits (default value in bold)

|          |                 |   |
|----------|-----------------|---|
| LFSR_7:0 | Description     | 8 bits LFSR value. Used to write the seed at any time   |
|          | 0...            | bit7:bit0: 10110010 default value at start-up or after a power-on-reset: 0xB2 <sup>[1]</sup> ,<br>[2] |
|          | 1...            |   |
|          | Reset condition | Power on reset  |

[1] Value Bit7:Bit0: 1111 1111 is prohibited.  
[2] During a write command, MISO reports the previous register content.

13.4.9 WD\_ANSWER

Table 91. WD\_ANSWER register description

|       |       |       |       |          |       |        |         |           |             |             |             |             |             |               |             |             |
|-------|-------|-------|-------|----------|-------|--------|---------|-----------|-------------|-------------|-------------|-------------|-------------|---------------|-------------|-------------|
| Write |       |       |       |          |       |        |         |           |             |             |             |             |             |               |             |             |
|       | bit15 | bit14 | bit13 | bit12    | bit11 | bit10  | bit9    | bit8      | bit7        | bit6        | bit5        | bit4        | bit3        | bit2          | bit1        | bit0        |
| MOSI  | 1     | 1     | 0     | 1        | 0     | 0      | 1       | P         | WD_ANSWER_7 | WD_ANSWER_6 | WD_ANSWER_5 | WD_ANSWER_4 | WD_ANSWER_3 | WD_ANSWER_2   | WD_ANSWER_1 | WD_ANSWER_0 |
|       |       |       |       |          |       |        |         |           |             |             |             |             |             |               |             |             |
| MISO  | SPI_G | WU_G  | CAN_G | Reserved | IO_G  | VPRE_G | VCORE_G | VOTHERS_G | RSTB        | FSxB        | Reserved    | FSO_G       | IO_FS_G     | WD_BAD_TIMING | ERR_INT_HW  | ERR_INT_SW  |
| Read  |       |       |       |          |       |        |         |           |             |             |             |             |             |               |             |             |
|       | bit15 | bit14 | bit13 | bit12    | bit11 | bit10  | bit9    | bit8      | bit7        | bit6        | bit5        | bit4        | bit3        | bit2          | bit1        | bit0        |
| MOSI  | 0     | 1     | 0     | 1        | 0     | 0      | 1       | 0         | 0           | 0           | 0           | 0           | 0           | 0             | 0           | 0           |
|       |       |       |       |          |       |        |         |           |             |             |             |             |             |               |             |             |
| MISO  | SPI_G | WU_G  | CAN_G | Reserved | IO_G  | VPRE_G | VCORE_G | VOTHERS_G | RSTB        | FSxB        | Reserved    | FSO_G       | IO_FS_G     | WD_BAD_TIMING | ERR_INT_HW  | ERR_INT_SW  |

Table 92. WD\_ANSWER description and configuration of the bits (default value in bold)

|                      |                 |   |
|----------------------|-----------------|---|
| WD_ANSWER_7:0        | Description     | WD answer from the MCU  |
|                      | 0...            | Any value can be written to refresh the watchdog.   |
|                      | 1...            |   |
|                      | Reset condition | Power on reset/RSTB low   |
| RSTB                 | Description     | Report a reset event  |
|                      | <b>0</b>        | <b>No reset</b>   |
|                      | 1               | Reset occurred  |
|                      | Reset condition | Power on reset/read   |
| FSxB                 | Description     | Report a fail-safe event  |
|                      | 0               | No fail-safe  |
|                      | <b>1</b>        | <b>Fail-safe event occurred (default state at power up and after LPOFF as FS0B/FS1B are asserted low)</b> |
|                      | Reset condition | Power on reset/read   |
| FSO_G <sup>[1]</sup> | Description     | Report a fail-safe output failure   |
|                      | <b>0</b>        | <b>No failure</b>   |
|                      | 1               | Failure   |
|                      | Reset condition | Power on reset/read   |

Table 92. WD\_ANSWER description and configuration of the bits (default value in bold) ...continued

|                        |                 |  |
|------------------------|-----------------|--|
| IO_FS_G <sup>[2]</sup> | Description     | Report an IO monitoring error  |
|                        | <b>0</b>        | <b>No error</b>  |
|                        | 1               | Error detected   |
|                        | Reset condition | Power on reset/read  |
| WD_BAD_TIMING          | Description     | Report a watchdog timing refresh error   |
|                        | <b>0</b>        | <b>WD timing refresh OK</b>  |
|                        | 1               | Wrong WD timing refresh  |
|                        | Reset condition | Power on reset/read  |
| ERR_INT_HW             | Description     | Report an error from an internal redundant structure of the fail-safe state machine      |
|                        | <b>0</b>        | <b>No error</b>  |
|                        | 1               | Error detected   |
|                        | Reset condition | Power on reset/read  |
| ERR_INT_SW             | Description     | Report an error from the EDC of the fail-safe state machine (error detection correction) |
|                        | <b>0</b>        | <b>No error</b>  |
|                        | 1               | Error detected   |
|                        | Reset condition | Power on reset/read  |

[1] FSO\_G = RSTB\_short\_high or FS0B\_short\_high or FS0B\_short\_low or FS1B\_short\_high or FS1B\_short\_low  
[2] IO\_FS\_G = IO\_45\_fail

Values of the two registers WD\_COUNTER and DIAG\_SF\_ERR are updated at the end of any SPI access to one of the three registers WD\_ANSWER, WD\_COUNTER, and DIAG\_SF\_ERR. To always get up to date values, it is recommended to make two consecutive SPI accesses to WD\_COUNTER and DIAG\_SF\_ERR registers or access (read or write) WD\_ANSWER register first.

Example1: read or write WD\_ANSWER to update the registers, read WD\_COUNTER and DIAG\_SF\_ERR to report the latest information

Example2: read WD\_COUNTER to update the register, read again WD\_COUNTER to report the latest information

13.4.10 RELEASE\_FSxB

Table 93. RELEASE\_FSxB register description

|       |       |       |       |          |       |        |         |           |                |                |                |                |                |                |                |                |
|-------|-------|-------|-------|----------|-------|--------|---------|-----------|----------------|----------------|----------------|----------------|----------------|----------------|----------------|----------------|
| Write |       |       |       |          |       |        |         |           |                |                |                |                |                |                |                |                |
|       | bit15 | bit14 | bit13 | bit12    | bit11 | bit10  | bit9    | bit8      | bit7           | bit6           | bit5           | bit4           | bit3           | bit2           | bit1           | bit0           |
| MOSI  | 1     | 1     | 0     | 1        | 0     | 1      | 0       | P         | RELEASE_FSxB_7 | RELEASE_FSxB_6 | RELEASE_FSxB_5 | RELEASE_FSxB_4 | RELEASE_FSxB_3 | RELEASE_FSxB_2 | RELEASE_FSxB_1 | RELEASE_FSxB_0 |
|       |       |       |       |          |       |        |         |           |                |                |                |                |                |                |                |                |
| MISO  | SPI_G | WU_G  | CAN_G | Reserved | IO_G  | VPRE_G | VCORE_G | VOTHERS_G | SPI_FS_ERR     | SPI_FS_CLK     | SPI_FS_REQ     | SPI_FS_PARITY  | Reserved       | FS1B_SNS       | FS0B_SNS       | RSTB_SNS       |
|       |       |       |       |          |       |        |         |           |                |                |                |                |                |                |                |                |
| Read  |       |       |       |          |       |        |         |           |                |                |                |                |                |                |                |                |
|       | bit15 | bit14 | bit13 | bit12    | bit11 | bit10  | bit9    | bit8      | bit7           | bit6           | bit5           | bit4           | bit3           | bit2           | bit1           | bit0           |
| MOSI  | 0     | 1     | 0     | 1        | 0     | 1      | 0       | 0         | 0              | 0              | 0              | 0              | 0              | 0              | 0              | 0              |
|       |       |       |       |          |       |        |         |           |                |                |                |                |                |                |                |                |
| MISO  | SPI_G | WU_G  | CAN_G | Reserved | IO_G  | VPRE_G | VCORE_G | VOTHERS_G | SPI_FS_ERR     | SPI_FS_CLK     | SPI_FS_REQ     | SPI_FS_PARITY  | Reserved       | FS1B_SNS       | FS0B_SNS       | RSTB_SNS       |

Table 94. RELEASE\_FSxB description and configuration of the bits (default value in bold)

|                  |                 |   |
|------------------|-----------------|---|
| RELEASE_FSxB_7:0 | Description     | Secured 8 bits word to release the FS0B and FS1B pins |
|                  | 0...            | Depends on LFSR_out value and calculation             |
|                  | 1...            |   |
|                  | Reset condition | Power on reset -> default = 00h                       |
| FS1B_SNS         | Description     | Sense of FS1B pad                                     |
|                  | 0               | <b>FS1B pad sense low</b>                             |
|                  | 1               | FS1B pad sense high                                   |
|                  | Reset condition | Power on reset  |
| FS0B_SNS         | Description     | Sense of FS0B pad                                     |
|                  | 0               | <b>FS0B pad sense low</b>                             |
|                  | 1               | FS0B pad sense high                                   |
|                  | Reset condition | Power on reset  |
| RSTB_SNS         | Description     | Sense of RSTB pad                                     |
|                  | 0               | RSTB pad sense low                                    |
|                  | 1               | <b>RSTB pad sense high</b>                            |
|                  | Reset condition | Power on reset  |

13.4.11 SF\_OUTPUT\_REQUEST

Table 95. SF\_OUTPUT\_REQUEST register description

|       |       |       |       |          |       |        |         |           |            |              |            |               |          |              |          |          |
|-------|-------|-------|-------|----------|-------|--------|---------|-----------|------------|--------------|------------|---------------|----------|--------------|----------|----------|
| Write |       |       |       |          |       |        |         |           |            |              |            |               |          |              |          |          |
|       | bit15 | bit14 | bit13 | bit12    | bit11 | bit10  | bit9    | bit8      | bit7       | bit6         | bit5       | bit4          | bit3     | bit2         | bit1     | bit0     |
| MOSI  | 1     | 1     | 0     | 1        | 0     | 1      | 1       | P         | FS1B_REQ   | FS1B_DLY_REQ | FS0B_REQ   | RSTB_REQ      | Secure_3 | Secure_2     | Secure_1 | Secure_0 |
|       |       |       |       |          |       |        |         |           |            |              |            |               |          |              |          |          |
| MISO  | SPI_G | WU_G  | CAN_G | Reserved | IO_G  | VPRE_G | VCORE_G | VOTHERS_G | SPI_FS_ERR | SPI_FS_CLK   | SPI_FS_REQ | SPI_FS_PARITY | FS1B_DRV | FS1B_DLY_DRV | FS0B_DRV | RSTB_DRV |
| Read  |       |       |       |          |       |        |         |           |            |              |            |               |          |              |          |          |
|       | bit15 | bit14 | bit13 | bit12    | bit11 | bit10  | bit9    | bit8      | bit7       | bit6         | bit5       | bit4          | bit3     | bit2         | bit1     | bit0     |
| MOSI  | 0     | 1     | 0     | 1        | 0     | 1      | 1       | 0         | 0          | 0            | 0          | 0             | 0        | 0            | 0        | 0        |
|       |       |       |       |          |       |        |         |           |            |              |            |               |          |              |          |          |
| MISO  | SPI_G | WU_G  | CAN_G | Reserved | IO_G  | VPRE_G | VCORE_G | VOTHERS_G | SPI_FS_ERR | SPI_FS_CLK   | SPI_FS_REQ | SPI_FS_PARITY | FS1B_DRV | FS1B_DLY_DRV | FS0B_DRV | RSTB_DRV |

Table 96. SF\_OUTPUT\_REQUEST description and configuration of the bits (default value in bold)

|              |                 |  |
|--------------|-----------------|--|
| FS1B_REQ     | Description     | Request FS1B to be asserted low                                    |
|              | 0               | <b>No request</b>  |
|              | 1               | Request FS1B assertion with immediate assertion, no delay          |
|              | Reset condition | Power on reset   |
| FS1B_DLY_REQ | Description     | Request activation of FS1B internal pull-up (open/close switch S1) |
|              | 0               | Close S1   |
|              | 1               | <b>Open S1</b>   |
|              | Reset condition | Power on reset   |

Table 96. SF\_OUTPUT\_REQUEST description and configuration of the bits (default value in bold)...continued

|              |                 |  |
|--------------|-----------------|--|
| FS0B_REQ     | Description     | Request FS0B to be asserted low  |
|              | 0               | No request   |
|              | 1               | Request FS0B assertion   |
|              | Reset condition | Power On reset   |
| RSTB_REQ     | Description     | Request a RSTB low pulse   |
|              | 0               | No request   |
|              | 1               | Request a RSTB low pulse   |
|              | Reset condition | Power on reset   |
| Secure3:0    | Description     | Secured bits based on write bits   |
|              |                 | Secured_3 = NOT(bit5)<br>Secured_2 = NOT(bit4)<br>Secured_1 = bit7<br>Secured_0 = bit6 |
| FS1B_DRV     | Description     | Sense of FS1B driver command from fail-safe logic (digital)                            |
|              | 0               | FS1B digital driver sense low  |
|              | 1               | FS1B digital driver sense high   |
|              | Reset condition | Power on reset   |
| FS1B_DLY_DRV | Description     | Sense of FS1B driver command from internal pull-up (analog)                            |
|              | 0               | FS1B analog driver sense low   |
|              | 1               | FS1B analog driver sense high  |
|              | Reset condition | Power on reset   |
| FS0B_DRV     | Description     | Sense of FS0B driver command from fail-safe logic                                      |
|              | 0               | FS0B driver sense low  |
|              | 1               | FS0B driver sense high   |
|              | Reset condition | Power on reset   |
| RSTB_DRV     | Description     | Sense of RSTB driver command from fail-safe logic                                      |
|              | 0               | RSTB driver sense low  |
|              | 1               | RSTB driver sense high   |
|              | Reset condition | Power on reset   |

13.4.12 INIT\_WD\_CNT

Table 97. INIT\_WD\_CNT register description

|       |       |       |       |          |       |        |         |           |              |              |              |               |              |              |              |              |
|-------|-------|-------|-------|----------|-------|--------|---------|-----------|--------------|--------------|--------------|---------------|--------------|--------------|--------------|--------------|
| Write |       |       |       |          |       |        |         |           |              |              |              |               |              |              |              |              |
|       | bit15 | bit14 | bit13 | bit12    | bit11 | bit10  | bit9    | bit8      | bit7         | bit6         | bit5         | bit4          | bit3         | bit2         | bit1         | bit0         |
| MOSI  | 1     | 1     | 0     | 1        | 1     | 0      | 0       | P         | WD_CNT_ERR_1 | WD_CNT_ERR_0 | WD_CNT_RFR_1 | WD_CNT_RFR_0  | Secure_3     | Secure_2     | Secure_1     | Secure_0     |
|       |       |       |       |          |       |        |         |           |              |              |              |               |              |              |              |              |
| MISO  | SPI_G | WU_G  | CAN_G | Reserved | IO_G  | VPRE_G | VCORE_G | VOTHERS_G | SPI_FS_ERR   | SPI_FS_CLK   | SPI_FS_REQ   | SPI_FS_PARITY | WD_CNT_ERR_1 | WD_CNT_ERR_0 | WD_CNT_RFR_1 | WD_CNT_RFR_0 |



|      |       |       |       |          |       |        |         |           |            |            |            |               |              |              |              |              |
|------|-------|-------|-------|----------|-------|--------|---------|-----------|------------|------------|------------|---------------|--------------|--------------|--------------|--------------|
| Read |       |       |       |          |       |        |         |           |            |            |            |               |              |              |              |              |
|      | bit15 | bit14 | bit13 | bit12    | bit11 | bit10  | bit9    | bit8      | bit7       | bit6       | bit5       | bit4          | bit3         | bit2         | bit1         | bit0         |
| MOSI | 0     | 1     | 0     | 1        | 1     | 0      | 0       | 0         | 0          | 0          | 0          | 0             | 0            | 0            | 0            | 0            |
| MISO | SPI_G | WU_G  | CAN_G | Reserved | IO_G  | VPRE_G | VCORE_G | VOTHERS_G | SPI_FS_ERR | SPI_FS_CLK | SPI_FS_REQ | SPI_FS_PARITY | WD_CNT_ERR_1 | WD_CNT_ERR_0 | WD_CNT_RFR_1 | WD_CNT_RFR_0 |

Table 98. INIT\_WD\_CNT description and configuration of the bits (default value in bold)

|                |                 |  |
|----------------|-----------------|--|
| WD_CNT_ERR_1:0 | Description     | Configure the maximum value of the WD error counter                                    |
|                | <b>00</b>       | <b>6</b>   |
|                | 01              | 6  |
|                | 10              | 4  |
|                | 11              | 2  |
|                | Reset condition | Power on reset   |
| WD_CNT_RFR_1:0 | Description     | Configure the maximum value of the WD refresh counter                                  |
|                | <b>00</b>       | <b>6</b>   |
|                | 01              | 4  |
|                | 10              | 2  |
|                | 11              | 1  |
|                | Reset condition | Power on reset   |
| Secure3:0      | Description     | Secured bits based on write bits   |
|                |                 | Secured_3 = NOT(bit5)<br>Secured_2 = NOT(bit4)<br>Secured_1 = bit7<br>Secured_0 = bit6 |

13.4.13 DIAG\_SF\_IOs

Table 99. DIAG\_SF\_IOs register description

|      |       |       |       |          |       |        |         |           |          |           |             |             |             |             |          |            |
|------|-------|-------|-------|----------|-------|--------|---------|-----------|----------|-----------|-------------|-------------|-------------|-------------|----------|------------|
| Read |       |       |       |          |       |        |         |           |          |           |             |             |             |             |          |            |
|      | bit15 | bit14 | bit13 | bit12    | bit11 | bit10  | bit9    | bit8      | bit7     | bit6      | bit5        | bit4        | bit3        | bit2        | bit1     | bit0       |
| MOSI | 0     | 1     | 0     | 1        | 1     | 0      | 1       | 0         | 0        | 0         | 0           | 0           | 0           | 0           | 0        | 0          |
| MISO | SPI_G | WU_G  | CAN_G | Reserved | IO_G  | VPRE_G | VCORE_G | VOTHERS_G | RSTB_EXT | RSTB_DIAG | FS0B_DIAG_1 | FS0B_DIAG_0 | FS1B_DIAG_1 | FS1B_DIAG_0 | Reserved | Io_45_FAIL |

Table 100. DIAG\_SF\_IOs description and configuration of the bits (default value in bold)

|          |                 |                         |
|----------|-----------------|-------------------------|
| RSTB_EXT | Description     | Report an external RSTB |
|          | <b>0</b>        | <b>No external RSTB</b> |
|          | 1               | External RSTB           |
|          | Reset condition | Power on reset/read     |

Table 100. DIAG\_SF\_IOs description and configuration of the bits (default value in bold)....continued

|               |                 |                                       |
|---------------|-----------------|---------------------------------------|
| RSTB_DIAG     | Description     | Report a RSTB short-circuit to high   |
|               | <b>0</b>        | <b>No Failure</b>                     |
|               | 1               | Short-circuit high                    |
|               | Reset condition | Power on reset/read                   |
| FS0B_DIAG_1:0 | Description     | Report a failure on FS0B              |
|               | <b>00</b>       | <b>No Failure</b>                     |
|               | 01              | Short-circuit low/open load           |
|               | 1X              | Short-circuit high                    |
|               | Reset condition | Power on reset/read                   |
| FS1B_DIAG_1:0 | Description     | Report a failure on FS1B              |
|               | <b>00</b>       | <b>No Failure</b>                     |
|               | 01              | Short-circuit low/open load           |
|               | 1X              | Short-circuit high                    |
|               | Reset condition | Power on reset/read                   |
| IO_45_FAIL    | Description     | Report an error in the IO_45 protocol |
|               | <b>0</b>        | <b>No error</b>                       |
|               | 1               | Error detected                        |
|               | Reset condition | Power on reset/read                   |

13.4.14 WD\_COUNTER

Table 101. WD\_COUNTER register description

|      |       |       |       |          |       |        |         |           |          |          |          |          |          |          |          |          |
|------|-------|-------|-------|----------|-------|--------|---------|-----------|----------|----------|----------|----------|----------|----------|----------|----------|
| Read |       |       |       |          |       |        |         |           |          |          |          |          |          |          |          |          |
|      | bit15 | bit14 | bit13 | bit12    | bit11 | bit10  | bit9    | bit8      | bit7     | bit6     | bit5     | bit4     | bit3     | bit2     | bit1     | bit0     |
| MOSI | 0     | 1     | 0     | 1        | 1     | 1      | 0       | 0         | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        |
| MISO | SPI_G | WU_G  | CAN_G | Reserved | IO_G  | VPRE_G | VCORE_G | VOTHERS_G | WD_ERR_2 | WD_ERR_1 | WD_ERR_0 | Reserved | WD_RFR_2 | WD_RFR_1 | WD_RFR_0 | Reserved |

Table 102. WD\_COUNTER description and configuration of the bits (default value in bold)

|            |                 |  |
|------------|-----------------|--|
| WD_ERR_2:0 | Description     | Report the value of the watchdog error counter   |
|            | <b>000</b>      | From 0 to 5 (6 generate an increase of the FLT_ERR_CNT and this counter is reset to 0) |
|            | to 110          |  |
|            | Reset condition | Power on reset   |
| WD_RFR_2:0 | Description     | Report the value of the watchdog refresh counter                                       |
|            | <b>000</b>      | From 0 to 6 (7 generate a decrease of the FLT_ERR_CNT and this counter is reset to 0)  |
|            | to 111          |  |
|            | Reset condition | Power on reset   |

13.4.15 DIAG\_SF\_ERR

Table 103. DIAG\_SF\_ERR register description

| Read |       |       |       |          |       |        |         |           |           |           |           |          |             |             |          |          |
|------|-------|-------|-------|----------|-------|--------|---------|-----------|-----------|-----------|-----------|----------|-------------|-------------|----------|----------|
|      | bit15 | bit14 | bit13 | bit12    | bit11 | bit10  | bit9    | bit8      | bit7      | bit6      | bit5      | bit4     | bit3        | bit2        | bit1     | bit0     |
| MOSI | 0     | 1     | 0     | 1        | 1     | 1      | 1       | 0         | 0         | 0         | 0         | 0        | 0           | 0           | 0        | 0        |
|      |       |       |       |          |       |        |         |           |           |           |           |          |             |             |          |          |
| MISO | SPI_G | WU_G  | CAN_G | Reserved | IO_G  | VPRE_G | VCORE_G | VOTHERS_G | FLT_ERR_2 | FLT_ERR_1 | FLT_ERR_0 | Reserved | V2P5_M_A_OV | V2P5_M_D_OV | FCRBM_OV | FCRBM_UV |

Table 104. DIAG\_SF\_ERR description and configuration of the bits (default value in bold)

|             |                 |  |
|-------------|-----------------|--|
| FLT_ERR_2:0 | Description     | Report the value of the fault error counter                    |
|             | 000             | Error counter is set to 1 by default                           |
|             | 001             |  |
|             | ...<br>110      |  |
|             | Reset condition | Power on reset   |
| V2P5_M_A_OV | Description     | Report an overvoltage on V2P5 main analog regulator            |
|             | <b>0</b>        | <b>No overvoltage</b> ( $V_{2P5\_M\_A} < V_{2P5\_M\_A\_OV}$ )  |
|             | 1               | Overvoltage detected ( $V_{2P5\_M\_A} > V_{2P5\_M\_A\_OV}$ )   |
|             | Reset condition | Power on reset/read  |
| V2P5_M_D_OV | Description     | Report an overvoltage on V2P5 main digital regulator           |
|             | <b>0</b>        | <b>No overvoltage</b> ( $V_{2P5\_M\_D} < V_{2P5\_M\_D\_OV}$ )  |
|             | 1               | Overvoltage detected ( $V_{2P5\_M\_D} > V_{2P5\_M\_D\_OV}$ )   |
|             | Reset condition | Power on reset/read  |
| FCRBM_OV    | Description     | Report an overvoltage on FCRBM                                 |
|             | <b>0</b>        | <b>No overvoltage</b> ( <b>FB_Core – FCRBM &lt; 150 mV</b> )   |
|             | 1               | Overvoltage detected (FB_Core – FCRBM > 150 mV)                |
|             | Reset condition | Power on reset/read  |
| FCRBM_UV    | Description     | Report an undervoltage on FCRBM                                |
|             | <b>0</b>        | <b>No undervoltage</b> ( <b>FB_Core – FCRBM &gt; –150 mV</b> ) |
|             | 1               | Undervoltage detected (FB_Core – FCRBM < –150 mV)              |
|             | Reset condition | Power on reset/read  |

13.4.16 INIT\_VCORE\_OVUV\_IMPACT

Table 105. INIT\_VCORE\_OVUV\_IMPACT register description

| Write |       |       |       |          |       |        |         |           |               |               |               |               |               |               |               |               |
|-------|-------|-------|-------|----------|-------|--------|---------|-----------|---------------|---------------|---------------|---------------|---------------|---------------|---------------|---------------|
|       | bit15 | bit14 | bit13 | bit12    | bit11 | bit10  | bit9    | bit8      | bit7          | bit6          | bit5          | bit4          | bit3          | bit2          | bit1          | bit0          |
| MOSI  | 1     | 1     | 1     | 0        | 0     | 0      | 1       | P         | VCORE_FS_OV_1 | VCORE_FS_OV_0 | VCORE_FS_UV_1 | VCORE_FS_UV_0 | Secure_3      | Secure_2      | Secure_1      | Secure_0      |
|       |       |       |       |          |       |        |         |           |               |               |               |               |               |               |               |               |
| MISO  | SPI_G | WU_G  | CAN_G | Reserved | IO_G  | VPRE_G | VCORE_G | VOTHERS_G | SPI_FS_ERR    | SPI_FS_CLK    | SPI_FS_REQ    | SPI_FS_PARITY | VCORE_FS_OV_1 | VCORE_FS_OV_0 | VCORE_FS_UV_1 | VCORE_FS_UV_0 |

| Read |       |       |       |          |       |        |         |           |            |            |            |               |               |               |               |               |
|------|-------|-------|-------|----------|-------|--------|---------|-----------|------------|------------|------------|---------------|---------------|---------------|---------------|---------------|
|      | bit15 | bit14 | bit13 | bit12    | bit11 | bit10  | bit9    | bit8      | bit7       | bit6       | bit5       | bit4          | bit3          | bit2          | bit1          | bit0          |
| MOSI | 0     | 1     | 1     | 0        | 0     | 0      | 1       | 0         | 0          | 0          | 0          | 0             | 0             | 0             | 0             | 0             |
| MISO | SPI_G | WU_G  | CAN_G | Reserved | IO_G  | VPRE_G | VCORE_G | VOTHERS_G | SPI_FS_ERR | SPI_FS_CLK | SPI_FS_REQ | SPI_FS_PARITY | VCORE_FS_OV_1 | VCORE_FS_OV_0 | VCORE_FS_UV_1 | VCORE_FS_UV_0 |

Table 106. INIT\_VCORE\_OVUV\_IMPACT description and configuration of the bits (default value in bold)

|                 |                 |  |
|-----------------|-----------------|--|
| VCORE_FS_OV_1:0 | Description     | VCORE_FB overvoltage safety impact   |
|                 | 00              | No effect of V <sub>CORE_FB_OV</sub> on RSTB and FS0B                                  |
|                 | 01              | V <sub>CORE_FB_OV</sub> does have an impact on RSTB only                               |
|                 | 10              | V <sub>CORE_FB_OV</sub> does have an impact on FS0B only                               |
|                 | <b>11</b>       | <b>V<sub>CORE_FB_OV</sub> does have an impact on RSTB and FS0B</b>                     |
|                 | Reset condition | Power on reset   |
| VCORE_FS_UV_1:0 | Description     | VCORE_FB undervoltage safety impact  |
|                 | 00              | No effect of V <sub>CORE_FB_UV</sub> on RSTB and FS0B                                  |
|                 | 01              | V <sub>CORE_FB_UV</sub> does have an impact on RSTB only                               |
|                 | <b>10</b>       | <b>V<sub>CORE_FB_UV</sub> does have an impact on FS0B only</b>                         |
|                 | 11              | V <sub>CORE_FB_UV</sub> does have an impact on RSTB and FS0B                           |
|                 | Reset condition | Power on reset   |
| Secure3:0       | Description     | Secured bits based on write bits   |
|                 |                 | Secured_3 = NOT(bit5)<br>Secured_2 = NOT(bit4)<br>Secured_1 = bit7<br>Secured_0 = bit6 |

13.4.17 INIT\_VCCA\_OVUV\_IMPACT

Table 107. INIT\_VCCA\_OVUV\_IMPACT register description

| Write |       |       |       |          |       |        |         |           |              |              |              |               |              |              |              |              |
|-------|-------|-------|-------|----------|-------|--------|---------|-----------|--------------|--------------|--------------|---------------|--------------|--------------|--------------|--------------|
|       | bit15 | bit14 | bit13 | bit12    | bit11 | bit10  | bit9    | bit8      | bit7         | bit6         | bit5         | bit4          | bit3         | bit2         | bit1         | bit0         |
| MOSI  | 1     | 1     | 1     | 0        | 0     | 1      | 0       | P         | VCCA_FS_OV_1 | VCCA_FS_OV_0 | VCCA_FS_UV_1 | VCCA_FS_UV_0  | Secure_3     | Secure_2     | Secure_1     | Secure_0     |
| MISO  | SPI_G | WU_G  | CAN_G | Reserved | IO_G  | VPRE_G | VCORE_G | VOTHERS_G | SPI_FS_ERR   | SPI_FS_CLK   | SPI_FS_REQ   | SPI_FS_PARITY | VCCA_FS_OV_1 | VCCA_FS_OV_0 | VCCA_FS_UV_1 | VCCA_FS_UV_0 |
| Read  |       |       |       |          |       |        |         |           |              |              |              |               |              |              |              |              |
|       | bit15 | bit14 | bit13 | bit12    | bit11 | bit10  | bit9    | bit8      | bit7         | bit6         | bit5         | bit4          | bit3         | bit2         | bit1         | bit0         |
| MOSI  | 0     | 1     | 1     | 0        | 0     | 1      | 0       | 0         | 0            | 0            | 0            | 0             | 0            | 0            | 0            | 0            |
| MISO  | SPI_G | WU_G  | CAN_G | Reserved | IO_G  | VPRE_G | VCORE_G | VOTHERS_G | SPI_FS_ERR   | SPI_FS_CLK   | SPI_FS_REQ   | SPI_FS_PARITY | VCCA_FS_OV_1 | VCCA_FS_OV_0 | VCCA_FS_UV_1 | VCCA_FS_UV_0 |

Table 108. INIT\_VCCA\_OVUV\_IMPACT description and configuration of the bits (default value in bold)

|                |                 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|----------------|-----------------|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|
| VCCA_FS_OV_1:0 | Description     | V <sub>CCA</sub> overvoltage safety impact   |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|                | 00              | No effect of V <sub>CCA_OV</sub> on RSTB and FS0B                                      |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|                | 01              | V <sub>CCA_OV</sub> does have an impact on RSTB only                                   |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|                | 10              | V <sub>CCA_OV</sub> does have an impact on FS0B only                                   |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|                | <b>11</b>       | <b>V<sub>CCA_OV</sub> does have an impact on RSTB and FS0B</b>                         |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|                | Reset Condition | Power on reset   |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| VCCA_FS_UV_1:0 | Description     | V <sub>CCA</sub> undervoltage safety impact  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|                | 00              | No effect of V <sub>CCA_UV</sub> on RSTB and FS0B                                      |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|                | 01              | V <sub>CCA_UV</sub> does have an impact on RSTB only                                   |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|                | <b>10</b>       | <b>V<sub>CCA_UV</sub> does have an impact on FS0B only</b>                             |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|                | 11              | V <sub>CCA_UV</sub> does have an impact on RSTB and FS0B                               |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|                | Reset Condition | Power on reset   |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| Secure3:0      | Description     | Secured bits based on write bits   |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|                |                 | Secured_3 = NOT(bit5)<br>Secured_2 = NOT(bit4)<br>Secured_1 = bit7<br>Secured_0 = bit6 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |

13.4.18 INIT\_VAUX\_OVUV\_IMPACT

Table 109. INIT\_VAUX\_OVUV\_IMPACT register description

|       |       |       |       |          |       |        |         |           |              |              |              |               |              |              |              |              |
|-------|-------|-------|-------|----------|-------|--------|---------|-----------|--------------|--------------|--------------|---------------|--------------|--------------|--------------|--------------|
| Write |       |       |       |          |       |        |         |           |              |              |              |               |              |              |              |              |
|       | bit15 | bit14 | bit13 | bit12    | bit11 | bit10  | bit9    | bit8      | bit7         | bit6         | bit5         | bit4          | bit3         | bit2         | bit1         | bit0         |
| MOSI  | 1     | 1     | 1     | 0        | 0     | 1      | 1       | P         | VAUX_FS_OV_1 | VAUX_FS_OV_0 | VAUX_FS_UV_1 | VAUX_FS_UV_0  | Secure_3     | Secure_2     | Secure_1     | Secure_0     |
|       |       |       |       |          |       |        |         |           |              |              |              |               |              |              |              |              |
| MISO  | SPI_G | WU_G  | CAN_G | Reserved | IO_G  | VPRE_G | VCORE_G | VOTHERS_G | SPI_FS_ERR   | SPI_FS_CLK   | SPI_FS_REQ   | SPI_FS_PARITY | VAUX_FS_OV_1 | VAUX_FS_OV_0 | VAUX_FS_UV_1 | VAUX_FS_UV_0 |
|       |       |       |       |          |       |        |         |           |              |              |              |               |              |              |              |              |
| Read  |       |       |       |          |       |        |         |           |              |              |              |               |              |              |              |              |
|       | bit15 | bit14 | bit13 | bit12    | bit11 | bit10  | bit9    | bit8      | bit7         | bit6         | bit5         | bit4          | bit3         | bit2         | bit1         | bit0         |
| MOSI  | 0     | 1     | 1     | 0        | 0     | 1      | 1       | 0         | 0            | 0            | 0            | 0             | 0            | 0            | 0            | 0            |
|       |       |       |       |          |       |        |         |           |              |              |              |               |              |              |              |              |
| MISO  | SPI_G | WU_G  | CAN_G | Reserved | IO_G  | VPRE_G | VCORE_G | VOTHERS_G | SPI_FS_ERR   | SPI_FS_CLK   | SPI_FS_REQ   | SPI_FS_PARITY | VAUX_FS_OV_1 | VAUX_FS_OV_0 | VAUX_FS_UV_1 | VAUX_FS_UV_0 |

Table 110. INIT\_VAUX\_OVUV\_IMPACT description and configuration of the bits (default value in bold)

|                |                 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|----------------|-----------------|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|
| VAUX_FS_OV_1:0 | Description     | V <sub>AUX</sub> overvoltage safety impact                     |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|                | 00              | No effect of V <sub>AUX_OV</sub> on RSTB and FS0B              |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|                | 01              | V <sub>AUX_OV</sub> does have an impact on RSTB only           |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|                | 10              | V <sub>AUX_OV</sub> does have an impact on FS0B only           |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|                | <b>11</b>       | <b>V<sub>AUX_OV</sub> does have an impact on RSTB and FS0B</b> |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|                | Reset condition | Power on reset   |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |

Table 110. INIT\_VAUX\_OVUV\_IMPACT description and configuration of the bits (default value in bold)...continued

|                |                 |  |
|----------------|-----------------|--|
| VAUX_FS_UV_1:0 | Description     | V <sub>AUX_UV</sub> undervoltage safety impact             |
|                | 00              | No effect of V <sub>AUX_UV</sub> on RSTB and FS0B          |
|                | 01              | V <sub>AUX_UV</sub> does have an impact on RSTB only       |
|                | <b>10</b>       | <b>V<sub>AUX_UV</sub></b> does have an impact on FS0B only |
|                | 11              | V <sub>AUX_UV</sub> does have an impact on RSTB and FS0B   |
|                | Reset condition | Power on reset   |
| Secure3:0      | Description     | Secured bits based on write bits                           |
|                |                 | Secured_3 = NOT(bit5)                                      |
|                |                 | Secured_2 = NOT(bit4)                                      |
|                |                 | Secured_1 = bit7<br>Secured_0 = bit6                       |

13.4.19 DEVICE\_ID\_FS

Table 111. DEVICE\_ID\_FS register description

| Read |       |       |       |          |       |        |         |           |          |          |          |          |          |          |         |      |
|------|-------|-------|-------|----------|-------|--------|---------|-----------|----------|----------|----------|----------|----------|----------|---------|------|
|      | bit15 | bit14 | bit13 | bit12    | bit11 | bit10  | bit9    | bit8      | bit7     | bit6     | bit5     | bit4     | bit3     | bit2     | bit1    | bit0 |
| MOSI | 0     | 1     | 1     | 0        | 1     | 0      | 0       | 0         | 0        | 0        | 0        | 0        | 0        | 0        | 0       | 0    |
| MISO | SPI_G | WU_G  | CAN_G | Reserved | IO_G  | VPRE_G | VCORE_G | VOTHERS_G | Reserved | Reserved | Reserved | Reserved | Reserved | Reserved | DFS_HW2 | FS1  |

Table 112. DEVICE\_ID\_FS description and configuration of the bits (default value in bold)

|         |                 |  |
|---------|-----------------|--|
| DFS_HW2 | Description     | Report the deep fail-safe hardware configuration (fail-safe logic) |
|         | 0               | Deep fail-safe disable   |
|         | 1               | Deep fail-safe enable  |
|         | Reset condition | Power on reset   |
| FS1     | Description     | Report the FS1B function availability (depends on part number)     |
|         | 0               | Disabled   |
|         | 1               | Enabled  |
|         | Reset condition | Power on reset   |

14 List of interruptions and description

The INTB output pin generates a low pulse when an Interrupt condition occurs. The INTB behavior as well as the pulse duration are set through the SPI during INIT phase. It is possible to mask some Interruption source (see [Section 13.3](#)).

Table 113. Interruptions list

| Event                 | Description  |
|-----------------------|--|
| V <sub>SNS_UV</sub>   | Detection of V <sub>BATTERY</sub> below 8.5 V                                      |
| V <sub>SUP_UV_7</sub> | Detection of V <sub>SUP</sub> below 7.0 V (after reverse current protection diode) |
| I <sub>PFF</sub>      | Input power feed forward. Based on V <sub>SUP</sub> and I <sub>PRE_PEAK</sub>      |

Table 113. Interruptions list...continued

| Event  | Description  |
|--|--|
| I <sub>LIM_PRE</sub>                                 | Pre-regulator current limitation   |
| T <sub>WARN_PRE</sub>                                | Temperature warning on the pass transistor   |
| BoB  | Return the running state of V <sub>PRE</sub> converter (buck or boost mode)  |
| V <sub>PRE_STATE</sub> (V <sub>PRE_SMPS_EN</sub> )   | Return the activation state of V <sub>PRE</sub> DC-DC converter  |
| V <sub>PRE_OV</sub>                                  | Report a V <sub>PRE</sub> overvoltage detection  |
| V <sub>PRE_UV</sub>                                  | Report a V <sub>PRE</sub> undervoltage detection   |
| T <sub>WARN_CORE</sub>                               | Temperature warning on the pass transistor   |
| V <sub>CORE_STATE</sub> (V <sub>CORE_SMPS_EN</sub> ) | Return the activation state of V <sub>CORE</sub> DC-DC converter   |
| V <sub>CORE_OV</sub>                                 | Report a V <sub>CORE</sub> overvoltage detection   |
| V <sub>CORE_UV</sub>                                 | Report a V <sub>CORE</sub> undervoltage detection  |
| I <sub>LIM_CCA</sub>                                 | V <sub>CCA</sub> current limitation  |
| I <sub>LIM_CCA_OFF</sub>                             | Current limitation maximum duration expiration. Only used when external PNP connected.   |
| T <sub>WARN_CCA</sub>                                | Temperature warning on the pass transistor (internal pass transistor only)   |
| TSD <sub>VCCA</sub>                                  | Temperature shutdown of the VCCA   |
| V <sub>CCA_OV</sub>                                  | Report a V <sub>CCA</sub> overvoltage detection  |
| V <sub>CCA_UV</sub>                                  | Report a V <sub>CCA</sub> undervoltage detection   |
| I <sub>LIM_AUX</sub>                                 | V <sub>AUX</sub> current limitation  |
| I <sub>LIM_AUX_OFF</sub>                             | Current limitation maximum duration expiration. Only used when external PNP connected.   |
| TSD <sub>VAUX</sub>                                  | Temperature shutdown of the VAUX   |
| V <sub>AUX_OV</sub>                                  | Report a V <sub>AUX</sub> overvoltage detection  |
| V <sub>AUX_UV</sub>                                  | Report a V <sub>AUX</sub> undervoltage detection   |
| I <sub>LIM_CAN</sub>                                 | V <sub>CAN</sub> current limitation  |
| V <sub>CAN_OV</sub>                                  | Report a V <sub>CAN</sub> overvoltage detection  |
| TSD <sub>CAN</sub>                                   | Temperature shutdown on the pass transistor. Auto restart when T <sub>J</sub> < (TSD <sub>CAN</sub> – TSD <sub>CAN_HYST</sub> ). |
| V <sub>CAN_UV</sub>                                  | Report a V <sub>CAN</sub> undervoltage detection   |
| IO_0   | Report IO_0 digital state change   |
| IO_2   | Report IO_2 digital state change   |
| IO_3   | Report IO_3 digital state change   |
| IO_4   | Report IO_4 digital state change   |
| IO_5   | Report IO_5 digital state change   |
| IO_0_WU  | Report IO_0 wake-up event  |
| IO_2_WU  | Report IO_2 wake-up event  |
| IO_3_WU  | Report IO_3 wake-up event  |
| IO_4_WU  | Report IO_4 wake-up event  |
| IO_5_WU  | Report IO_5 wake-up event  |

Table 113. Interruptions list...continued

| Event      | Description   |
|------------|---|
| CAN_WU     | Report a CAN wake-up event  |
| CAN_OT     | CAN overtemperature detection   |
| RXD_REC    | CAN RXD recessive clamping detection (short-circuit to 5.0 V)                                       |
| TXD_DOM    | CAN TXD dominant clamping detection (short-circuit to GND)  |
| CAN_DOM    | CAN-bus dominant clamping detection   |
| INT_REQ    | MCU request for an interrupt pulse  |
| LDT_F1     | Long duration timer configured in function 1 and after run value is reach                           |
| SPI_ERR    | Secured SPI communication check   |
| SPI_CLK    | Report a wrong number of CLK pulse different than 16 during the NCS low pulse in main state machine |
| SPI_REQ    | Invalid SPI access (wrong write or read, write to INIT registers in normal mode, wrong address)     |
| SPI_PARITY | Report a parity error in main state machine   |



15 Typical applications









Figure 63. 35FS6500 simplified application schematic with CAN, FS1B, VKAM, buck/boost VPRE configuration



**Figure 64. 35F4500 simplified application schematic with CAN, IO\_5, buck only  $V_{PRE}$  configuration**



**Figure 65.  $V_{AUX}/V_{CCA}$  connection, deep fail-safe enabled**



## 16 Packaging

### 16.1 Package mechanical dimensions

Package dimensions are provided in package drawings. To find the most current package outline drawing, go to [www.nxp.com](http://www.nxp.com) and perform a keyword search for the drawing's document number.

Table 114. Package mechanical dimensions

| Package  | Suffix | Package outline drawing number |
|--|--------|--------------------------------|
| 7.0 × 7.0, 48–Pin LQFP exposed pad, with 0.5 mm pitch, and a 4.5 × 4.5 exposed pad | AE     | 98ASA00173D                    |

16.2 Package outline




Figure 69. SOT1571-1 Rev F




NOTES:

1. DIMENSIONS ARE IN MILLIMETERS.
2. DIMENSIONING AND TOLERANCING PER ASME Y14.5M–1994.
3. PIN 1 FEATURE SHAPE, SIZE AND LOCATION MAY VARY.
4. DATUMS A, B AND D TO BE DETERMINED AT DATUM PLANE H.
5. DIMENSION TO BE DETERMINED AT SEATING PLANE C.
6. THIS DIMENSION DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL NOT CAUSE THE LEAD WIDTH TO EXCEED THE UPPER LIMIT BY MORE THAN 0.08MM AT MAXIMUM MATERIAL CONDITION. DAMBAR CANNOT BE LOCATED ON THE LOWER RADIUS OR THE FOOT. MINIMUM SPACE BETWEEN PROTRUSION AND ADJACENT LEAD SHALL NOT BE LESS THAN 0.07MM.
7. THIS DIMENSION DOES NOT INCLUDE MOLD PROTRUSION. ALLOWABLE PROTRUSION IS 0.25MM PER SIDE. THIS DIMENSION IS MAXIMUM PLASTIC BODY SIZE DIMENSION INCLUDING MOLD MISMATCH.
8. EXACT SHAPE OF EACH CORNER IS OPTIONAL.
9. HATCHED AREA TO BE KEEP OUT ZONE FOR PCB ROUTING.

|  |                               |                              |                   |  |
|--|-------------------------------|------------------------------|-------------------|--|
| © NXP SEMICONDUCTORS N.V. ALL RIGHTS RESERVED    |                               |                              | DATE: 14 DEC 2017 |  |
| MECHANICAL OUTLINE<br>PRINT VERSION NOT TO SCALE | STANDARD:<br>JEDEC MS–026 BBC | DRAWING NUMBER:<br>SOT1571–1 | REVISION:<br>F    |  |

Figure 71. SOT1571-1 Rev F Notes

17 Soldering



PCB DESIGN GUIDELINES – SOLDER MASK OPENING PATTERN


THIS SHEET SERVES ONLY AS A GUIDELINE TO HELP DEVELOP A USER SPECIFIC SOLUTION. DEVELOPMENT EFFORT WILL STILL BE REQUIRED BY END USERS TO OPTIMIZE PCB MOUNTING PROCESSES AND BOARD DESIGN IN ORDER TO MEET INDIVIDUAL/SPECIFIC REQUIREMENTS.

© NXP SEMICONDUCTORS N.V. ALL RIGHTS RESERVED DATE: 14 DEC 2017

|  |                               |                              |                |  |
|--|-------------------------------|------------------------------|----------------|--|
| MECHANICAL OUTLINE<br>PRINT VERSION NOT TO SCALE | STANDARD:<br>JEDEC MS-026 BBC | DRAWING NUMBER:<br>SOT1571-1 | REVISION:<br>F |  |
|--|-------------------------------|------------------------------|----------------|--|

Figure 72. SOT1571-1 Rev. F - PCB design guidelines - solder mask opening pattern





PCB DESIGN GUIDELINES – I/O PADS AND SOLDERABLE AREA


THIS SHEET SERVES ONLY AS A GUIDELINE TO HELP DEVELOP A USER SPECIFIC SOLUTION. DEVELOPMENT EFFORT WILL STILL BE REQUIRED BY END USERS TO OPTIMIZE PCB MOUNTING PROCESSES AND BOARD DESIGN IN ORDER TO MEET INDIVIDUAL/SPECIFIC REQUIREMENTS.

© NXP SEMICONDUCTORS N.V. ALL RIGHTS RESERVED

DATE: 14 DEC 2017

|  |                               |                              |                |  |
|--|-------------------------------|------------------------------|----------------|--|
| MECHANICAL OUTLINE<br>PRINT VERSION NOT TO SCALE | STANDARD:<br>JEDEC MS-026 BBC | DRAWING NUMBER:<br>SOT1571-1 | REVISION:<br>F |  |
|--|-------------------------------|------------------------------|----------------|--|

Figure 73. SOT1571-1 Rev. F - PCB design guidelines - I/O pads and solderable area



STENCIL THICKNESS 0.125 OR 0.150

PCB DESIGN GUIDELINES – SOLDER PASTE STENCIL

THIS SHEET SERVES ONLY AS A GUIDELINE TO HELP DEVELOP A USER SPECIFIC SOLUTION. DEVELOPMENT EFFORT WILL STILL BE REQUIRED BY END USERS TO OPTIMIZE PCB MOUNTING PROCESSES AND BOARD DESIGN IN ORDER TO MEET INDIVIDUAL/SPECIFIC REQUIREMENTS.

© NXP SEMICONDUCTORS N.V. ALL RIGHTS RESERVED

DATE: 14 DEC 2017

|  |                               |                              |                |  |
|--|-------------------------------|------------------------------|----------------|--|
| MECHANICAL OUTLINE<br>PRINT VERSION NOT TO SCALE | STANDARD:<br>JEDEC MS-026 BBC | DRAWING NUMBER:<br>SOT1571-1 | REVISION:<br>F |  |
|--|-------------------------------|------------------------------|----------------|--|

Figure 74. SOT1571-1 Rev. F - PCB design guidelines - solder paste stencil

## 18 References

Obtain additional information on related NXP products and application solutions through the documents and URLs listed below.

- (1) **AN5238** - FS6500 and FS4500 Safe System Basis Chip Hardware Design and Product Guidelines - Application Note  
<https://www.nxp.com/AN5238-DOWNLOAD>
- (2) **AN4388** - Quad Flat Package (QFP)  
[https://www.nxp.com/files/analog/doc/app\\_note/AN4388.pdf](https://www.nxp.com/files/analog/doc/app_note/AN4388.pdf)
- (3) **FS6500-FS4500PDTCALC** - Power dissipation tool (Excel File)  
[https://www.nxp.com/files/analog/software\\_tools/FS6500-FS4500-power-dissipation-calculator.xlsx](https://www.nxp.com/files/analog/software_tools/FS6500-FS4500-power-dissipation-calculator.xlsx)
- (4) **V<sub>CORE</sub> compensation network simulation tool (CNC)**<sup>[1]</sup>
- (5) **FMEDA** - FS6500/FS4500 ASILB Grade 0 FMEDA<sup>[1]</sup>
- (6) **UM11548** - 35FS4500/35FS6500 functional safety manual – ASIL B – Safety manual
- (7) **KITFS4508CAEEVM** - FS4508, System Basis Chip, ASIL B, Linear 0.5 A Vcore, FS1b, LDT, CAN  
<https://www.nxp.com/KITFS4508CAEEVM>
- (8) **FS6500 product summary page** - <https://www.nxp.com/FS6500>
- (9) **FS4500 product summary page** - <https://www.nxp.com/FS4500>
- (10) **Analog power management homepage** - <https://www.nxp.com/products/power-management>
- (11) **ISO 11898-2:2003** - Road vehicles — Controller area network (CAN) — Part 2: High-speed medium access unit  
<https://www.iso.org/standard/33423.html>
- (12) **ISO 11898-5:2007** - Road vehicles — Controller area network (CAN) — Part 5: High-speed medium access unit with low-power mode  
<https://www.iso.org/contents/data/standard/04/12/41284.html>
- (13) **ISO 7637-2:2011** - Road vehicles — Electrical disturbances from conduction and coupling — Part 2: Electrical transient conduction along supply lines only  
<https://www.iso.org/standard/50925.html>
- (14) **ISO 10605:2008** - Road vehicles — Test methods for electrical disturbances from electrostatic discharge  
<https://www.iso.org/standard/41937.html>
- (15) **IEC 61000-4-2:2008** - Electromagnetic compatibility (EMC) - Part 4-2: Testing and measurement techniques - Electrostatic discharge immunity test  
<https://webstore.iec.ch/publication/4189>
- (16) **JESD51- 6** - INTEGRATED CIRCUIT THERMAL TEST METHOD ENVIRONMENTAL CONDITIONS - FORCED CONVECTION (MOVING AIR)
- (17) **JESD51-7** - HIGH EFFECTIVE THERMAL CONDUCTIVITY TEST BOARD FOR LEADED SURFACE MOUNT PACKAGES
- (18) **JESD22-A114F** - ELECTROSTATIC DISCHARGE (ESD) SENSITIVITY TESTING HUMAN BODY MODEL (HBM)
- (19) **JESD22-C101F** - FIELD-INDUCED CHARGED-DEVICE MODEL TEST METHOD FOR ELECTROSTATIC DISCHARGE WITHSTAND THRESHOLDS OF MICROELECTRONIC COMPONENTS
- (20) **MIL-STD-883-1, Method 1012.1** - TEST METHOD STANDARD MICROCIRCUITS

[1] Available upon request.

## 19 Revision history

Table 115. Revision history

| Document ID                    | Release date   | Description  |
|--------------------------------|----------------|--|
| 35FS4500-35FS6500-ASILB v. 3.0 | 05 August 2024 | <ul style="list-style-type: none"> <li>Product data sheet</li> <li>Supersedes 35FS4500-35FS6500-ASILB v.2.0</li> <li>CIN 202407025I</li> <li>Updated status from confidential to public</li> <li>Updated document title from "35FS4500, 35FS6500: ASIL B" to "35FS4500-35FS6500-ASILB"</li> <li>Updated Revision history to reflect new NXP standard</li> <li>Changed each instance of "master" to "primary", and each instance of "slave" to "secondary"</li> <li>Revised <a href="#">Figure 3</a></li> <li>In <a href="#">Table 4</a>, removed references to LIN</li> <li>In <a href="#">Section 12.1.7.2</a>, changed <math>V_{PRE\_UV\_L\_4P3}</math> to <math>V_{PRE\_UV\_4P3}</math></li> <li>Updated <a href="#">Figure 13</a></li> <li>Updated <a href="#">Figure 14</a></li> <li>Updated <a href="#">Figure 16</a>, and its title</li> <li><a href="#">Section 11.6</a>: Changed "... (<math>\pm 1.0</math> % for 5.0 V configuration and <math>\pm 1.5</math> % for 3.3 V configuration) ..." to (<math>\pm 1.0</math> % for 5.0 V and 3.3 V configuration)</li> <li>Revised the last paragraph of <a href="#">Section 12.5.2</a></li> <li>Revised <a href="#">Figure 17</a></li> <li>Changed name of <a href="#">Figure 22</a></li> <li>Revised <a href="#">Section 12.5.3</a></li> <li>Changed each instance of the register name INT_WD to INT_WD_CNT</li> <li>In <a href="#">Section 12.8.1</a>, removed calibration example</li> <li><a href="#">Section 13.1.4</a>: Correct two figure links</li> <li>Added <a href="#">Section 12.8.2</a></li> <li>In <a href="#">Section 13.1.2</a>, revised all three paragraphs and corrected punctuation</li> <li>Corrected the name of bit 4 in <a href="#">Figure 62</a></li> <li>In <a href="#">Table 38</a>, revised the description of the DEV_REV_2:0 bit field</li> <li>Revised <a href="#">Figure 63</a></li> <li>Added new disclaimer t001dis136 <i>NXP B.V. is not an operating company.</i></li> </ul> |
| 35FS4500-35FS6500-ASILB v.2.0  | 09 April 2021  | <ul style="list-style-type: none"> <li>Product data sheet</li> <li>Supersedes 35FS4500-35FS6500-ASILB v.1.0</li> <li>CIN 202104021I</li> <li><a href="#">Section 1</a>: replaced "0.8 A" by "1.5 A"</li> <li><a href="#">Section 2</a>: replaced "Family of devices to supply MCU core from 1.0 V to 5.0 V, with SMPS (0.8 A) or LDO (0.5 A)" to "Family of devices to supply MCU core from 1.0 V to 5.0 V, with SMPS (0.8 A to 1.5 A) or LDO (0.5 A)"</li> <li><a href="#">Section 5</a>: updated <a href="#">Table 1</a> and <a href="#">Table 2</a> (added new part numbers)</li> <li><a href="#">Table 5</a>: updated <math>I_{CORE}</math> and <math>I_{CORE\_LIM}</math> to include values for FS651x, and added parameters for FS65_LOR<sub>vcore_1.2</sub> and FS65_LOR<sub>vcore_3.3</sub></li> <li><a href="#">Section 12.7.8</a>: updated description and <a href="#">Figure 46</a></li> <li><a href="#">Table 38</a>: updated V<sub>CORE_1:0</sub> description</li> </ul>  |
| 35FS4500-35FS6500-ASILB v.1.0  | 01 May 2021    | <ul style="list-style-type: none"> <li>Product data sheet</li> <li>Initial release</li> </ul>  |

Legal information

Data sheet status

| Document status <sup>[1][2]</sup> | Product status <sup>[3]</sup> | Definition  |
|-----------------------------------|-------------------------------|---|
| Objective [short] data sheet      | Development                   | This document contains data from the objective specification for product development. |
| Preliminary [short] data sheet    | Qualification                 | This document contains data from the preliminary specification.                       |
| Product [short] data sheet        | Production                    | This document contains the product specification.                                     |

- [1] Please consult the most recently issued document before initiating or completing a design.
- [2] The term 'short data sheet' is explained in section "Definitions".
- [3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL <https://www.nxp.com>.

Definitions

**Draft** — A draft status on a document indicates that the content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included in a draft version of a document and shall have no liability for the consequences of use of such information.

**Short data sheet** — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

**Product specification** — The information and data provided in a Product data sheet shall define the specification of the product as agreed between NXP Semiconductors and its customer, unless NXP Semiconductors and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the NXP Semiconductors product is deemed to offer functions and qualities beyond those described in the Product data sheet.

Disclaimers

**Limited warranty and liability** — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. NXP Semiconductors takes no responsibility for the content in this document if provided by an information source outside of NXP Semiconductors.

In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the Terms and conditions of commercial sale of NXP Semiconductors.

**Right to make changes** — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

**Applications** — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using NXP Semiconductors products, and NXP Semiconductors accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the NXP Semiconductors product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

NXP Semiconductors does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using NXP Semiconductors products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). NXP does not accept any liability in this respect.

**Limiting values** — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device.

**Terms and conditions of commercial sale** — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at <https://www.nxp.com/profile/terms>, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. NXP Semiconductors hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of NXP Semiconductors products by customer.

**No offer to sell or license** — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

**Quick reference data** — The Quick reference data is an extract of the product data given in the Limiting values and Characteristics sections of this document, and as such is not complete, exhaustive or legally binding.

**Export control** — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

**Translations** — A non-English (translated) version of a document, including the legal information in that document, is for reference only. The English version shall prevail in case of any discrepancy between the translated and English versions.

**Security** — Customer understands that all NXP products may be subject to unidentified vulnerabilities or may support established security standards or specifications with known limitations. Customer is responsible for the design and operation of its applications and products throughout their lifecycles to reduce the effect of these vulnerabilities on customer's applications and products. Customer's responsibility also extends to other open and/or proprietary technologies supported by NXP products for use in customer's applications. NXP accepts no liability for any vulnerability. Customer should regularly check security updates from NXP and follow up appropriately. Customer shall select products with security features that best meet rules, regulations, and standards of the intended application and make the ultimate design decisions regarding its products and is solely responsible for compliance with all legal, regulatory, and security related requirements concerning its products, regardless of any information or support that may be provided by NXP.

NXP has a Product Security Incident Response Team (PSIRT) (reachable at [PSIRT@nxp.com](mailto:PSIRT@nxp.com)) that manages the investigation, reporting, and solution release to security vulnerabilities of NXP products.

**Suitability for use in automotive applications (functional safety)** — This NXP product has been qualified for use in automotive applications. It has been developed in accordance with ISO 26262, and has been ASIL classified accordingly. If this product is used by customer in the development of, or for incorporation into, products or services (a) used in safety critical applications or (b) in which failure could lead to death, personal injury, or severe physical or environmental damage (such products and services hereinafter referred to as "Critical Applications"), then customer makes the ultimate design decisions regarding its products and is solely responsible for compliance with all legal, regulatory, safety, and security related requirements concerning its products, regardless of any information or support that may be provided by NXP. As such, customer assumes all risk related to use of any products in Critical Applications and NXP and its suppliers shall not be liable for any such use by customer. Accordingly, customer will indemnify and hold NXP harmless from any claims, liabilities, damages and associated costs and expenses (including attorneys' fees) that NXP may incur related to customer's incorporation of any product in a Critical Application.

**NXP B.V.** — NXP B.V. is not an operating company and it does not distribute or sell products.

Trademarks

Notice: All referenced brands, product names, service names, and trademarks are the property of their respective owners.

**NXP** — wordmark and logo are trademarks of NXP B.V.

**SafeAssure** — is a trademark of NXP B.V.

## Tables

|          |   |    |          |   |     |
|----------|---|----|----------|---|-----|
| Tab. 1.  | Part number breakdown .....   | 3  | Tab. 41. | DIAG_VPRE register description .....  | 88  |
| Tab. 2.  | Orderable part variations .....   | 4  | Tab. 42. | DIAG_VPRE description and configuration<br>of the bits (default value in bold) .....          | 88  |
| Tab. 3.  | 35FS4500/35FS6500 pin definition .....  | 8  | Tab. 43. | DIAG_VCORE register description .....   | 89  |
| Tab. 4.  | Maximum ratings .....   | 10 | Tab. 44. | DIAG_VCORE description and<br>configuration of the bits (default value in<br>bold) .....      | 89  |
| Tab. 5.  | Static electrical characteristics .....   | 12 | Tab. 45. | DIAG_VCCA register description .....  | 90  |
| Tab. 6.  | Dynamic electrical characteristics .....  | 19 | Tab. 46. | DIAG_VCCA description and configuration<br>of the bits (default value in bold) .....          | 90  |
| Tab. 7.  | VCCA/VAUX voltage selection .....   | 25 | Tab. 47. | DIAG_VAUX register description .....  | 91  |
| Tab. 8.  | I/Os configuration .....  | 27 | Tab. 48. | DIAG_VAUX description and configuration<br>of the bits (default value in bold) .....          | 91  |
| Tab. 9.  | Regulators and fail-safe pins checked<br>during ABIST1 .....                                      | 32 | Tab. 49. | DIAG_VSUP_VCAN register description .....   | 92  |
| Tab. 10. | Regulators and fail-safe pins checked<br>during ABIST2 .....                                      | 33 | Tab. 50. | DIAG_VSUP_VCAN description and<br>configuration of the bits (default value in<br>bold) .....  | 92  |
| Tab. 11. | Watchdog error table .....  | 40 | Tab. 51. | DIAG_CAN_1 register description .....   | 93  |
| Tab. 12. | RELEASE_FSxB register based on LFSR<br>value .....  | 46 | Tab. 52. | DIAG_CAN_1 description and configuration<br>of the bits (default value in bold) .....         | 93  |
| Tab. 13. | Long duration timer characteristics .....   | 64 | Tab. 53. | DIAG_CAN_2 register description .....   | 94  |
| Tab. 14. | CAN diagnostic and CAN error bits .....   | 71 | Tab. 54. | DIAG_CAN_2 description and configuration<br>of the bits (default value in bold) .....         | 94  |
| Tab. 15. | MOSI bits description .....   | 74 | Tab. 55. | DIAG_SPI register description .....   | 94  |
| Tab. 16. | MISO bits description .....   | 74 | Tab. 56. | DIAG_SPI description and configuration of<br>the bits (default value in blue) .....           | 94  |
| Tab. 17. | MISO bits description .....   | 75 | Tab. 57. | Mode register description .....   | 95  |
| Tab. 18. | Register mapping of main logic .....  | 76 | Tab. 58. | Mode description and configuration of the<br>bits (default value in bold) .....               | 95  |
| Tab. 19. | Register mapping of fail-safe logic .....   | 77 | Tab. 59. | REG_MODE register description .....   | 96  |
| Tab. 20. | Secured SPI .....   | 77 | Tab. 60. | REG_MODE description and configuration<br>of the bits (default value in bold) .....           | 97  |
| Tab. 21. | INIT_VREG register description .....  | 78 | Tab. 61. | IO_OUT_AMUX register description .....  | 97  |
| Tab. 22. | INIT_VREG description and configuration<br>of the bits (default value in bold) .....              | 78 | Tab. 62. | IO_OUT_AMUX description and<br>configuration of the bits (default value in<br>bold) .....     | 97  |
| Tab. 23. | INIT_WU1 register description .....   | 79 | Tab. 63. | CAN_MODE register description .....   | 98  |
| Tab. 24. | INIT_WU1 description and configuration of<br>the bits (default value in bold) .....               | 79 | Tab. 64. | CAN_MODE description and configuration<br>of the bits (default value in bold) .....           | 98  |
| Tab. 25. | INIT_WU2 register description .....   | 80 | Tab. 65. | LDT_AFTER_RUN_1 register description .....  | 99  |
| Tab. 26. | INIT_WU2 description and configuration of<br>the bits (default value in bold) .....               | 80 | Tab. 66. | LDT_AFTER_RUN_1 description and<br>configuration of the bits (default value in<br>bold) ..... | 99  |
| Tab. 27. | INIT_INT register description .....   | 81 | Tab. 67. | LDT_AFTER_RUN_2 register description .....  | 99  |
| Tab. 28. | INIT_INT description and configuration of<br>the bits (default value in bold) .....               | 81 | Tab. 68. | LDT_AFTER_RUN_2 description and<br>configuration of the bits (default value in<br>bold) ..... | 100 |
| Tab. 29. | INIT_INH_INT register description .....   | 82 | Tab. 69. | LDT_WAKE_UP_1 register description .....  | 100 |
| Tab. 30. | INIT_IO_WU2 description and configuration<br>of the bits (default value in bold) .....            | 82 | Tab. 70. | LDT_WAKE_UP_1 description and<br>configuration of the bits (default value in<br>bold) .....   | 100 |
| Tab. 31. | LONG_DURATION_TIMER register<br>description .....   | 83 | Tab. 71. | LDT_WAKE_UP_2 register description .....  | 100 |
| Tab. 32. | LONG_DURATION_TIMER description and<br>configuration of the bits (default value in<br>bold) ..... | 83 | Tab. 72. | LDT_WAKE_UP_2 description and<br>configuration of the bits (default value in<br>bold) .....   | 100 |
| Tab. 33. | HW_CONFIG register description .....  | 84 | Tab. 73. | LDT_WAKE_UP_3 register description .....  | 101 |
| Tab. 34. | HW_CONFIG description and configuration<br>of the bits (default value in bold) .....              | 84 |          |   |     |
| Tab. 35. | WU_SOURCE register description .....  | 85 |          |   |     |
| Tab. 36. | WU_SOURCE description and<br>configuration of the bits (default value in<br>bold) .....           | 85 |          |   |     |
| Tab. 37. | DEVICE_ID register description .....  | 86 |          |   |     |
| Tab. 38. | DEVICE_ID description and configuration<br>of the bits (default value in bold) .....              | 86 |          |   |     |
| Tab. 39. | IO_INPUT register description .....   | 87 |          |   |     |
| Tab. 40. | IO_INPUT description and configuration of<br>the bits .....                                       | 87 |          |   |     |



|          |   |     |           |  |     |
|----------|---|-----|-----------|--|-----|
| Tab. 74. | LDT_WAKE_UP_3 description and configuration of the bits (default value in bold) .....     | 101 | Tab. 96.  | SF_OUTPUT_REQUEST description and configuration of the bits (default value in bold) .....      | 111 |
| Tab. 75. | INIT_FS1B_TIMING register description .....   | 101 | Tab. 97.  | INIT_WD_CNT register description .....   | 112 |
| Tab. 76. | INIT_FS1B_TIMING. Description and configuration of the bits (Default value in bold) ..... | 102 | Tab. 98.  | INIT_WD_CNT description and configuration of the bits (default value in bold) .....            | 113 |
| Tab. 77. | BIST register description .....   | 102 | Tab. 99.  | DIAG_SF_IOs register description .....   | 113 |
| Tab. 78. | BIST description and configuration of the bits (default value in bold) .....              | 103 | Tab. 100. | DIAG_SF_IOs description and configuration of the bits (default value in bold) .....            | 113 |
| Tab. 79. | INIT_SUPERVISOR register description .....  | 103 | Tab. 101. | WD_COUNTER register description .....  | 114 |
| Tab. 80. | INIT_SUPERVISOR description and configuration of the bits (default value in bold) .....   | 104 | Tab. 102. | WD_COUNTER description and configuration of the bits (default value in bold) .....             | 114 |
| Tab. 81. | INIT_FAULT register description .....   | 104 | Tab. 103. | DIAG_SF_ERR register description .....   | 115 |
| Tab. 82. | INIT_FAULT description and configuration of the bits (default value in bold) .....        | 105 | Tab. 104. | DIAG_SF_ERR description and configuration of the bits (default value in bold) .....            | 115 |
| Tab. 83. | INIT_FSSM register description .....  | 105 | Tab. 105. | INIT_VCORE_OVUV_IMPACT register description .....  | 115 |
| Tab. 84. | INIT_FSSM description and configuration of the bits (default value in bold) .....         | 106 | Tab. 106. | INIT_VCORE_OVUV_IMPACT description and configuration of the bits (default value in bold) ..... | 116 |
| Tab. 85. | INIT_SF_IMPACT register description .....   | 106 | Tab. 107. | INIT_VCCA_OVUV_IMPACT register description .....   | 116 |
| Tab. 86. | INIT_SF_IMPACT description and configuration of the bits (default value in bold) .....    | 106 | Tab. 108. | INIT_VCCA_OVUV_IMPACT description and configuration of the bits (default value in bold) .....  | 117 |
| Tab. 87. | WD_WINDOW register description .....  | 107 | Tab. 109. | INIT_VAUX_OVUV_IMPACT register description .....   | 117 |
| Tab. 88. | WD_WINDOW description and configuration of the bits (default value in bold) .....         | 108 | Tab. 110. | INIT_VAUX_OVUV_IMPACT description and configuration of the bits (default value in bold) .....  | 117 |
| Tab. 89. | LFSR register description .....   | 108 | Tab. 111. | DEVICE_ID_FS register description .....  | 118 |
| Tab. 90. | LFSR description and configuration of the bits (default value in bold) .....              | 109 | Tab. 112. | DEVICE_ID_FS description and configuration of the bits (default value in bold) .....           | 118 |
| Tab. 91. | WD_ANSWER register description .....  | 109 | Tab. 113. | Interruptions list .....   | 118 |
| Tab. 92. | WD_ANSWER description and configuration of the bits (default value in bold) .....         | 109 | Tab. 114. | Package mechanical dimensions .....  | 124 |
| Tab. 93. | RELEASE_FSxB register description .....   | 110 | Tab. 115. | Revision history .....   | 132 |
| Tab. 94. | RELEASE_FSxB description and configuration of the bits (default value in bold) .....      | 111 |           |  |     |
| Tab. 95. | SF_OUTPUT_REQUEST register description .....  | 111 |           |  |     |

## Figures

|          |  |    |          |  |    |
|----------|--|----|----------|--|----|
| Fig. 1.  | 35FS6500C simplified application diagram - buck boost configuration - FS1B ..... | 2  | Fig. 12. | Components involved under ISO pulse in LPOFF .....                                     | 32 |
| Fig. 2.  | 35FS4500C simplified application diagram - buck boost configuration - FS1B ..... | 3  | Fig. 13. | Simplified state diagram .....   | 34 |
| Fig. 3.  | 35FS4500/35FS6500 with CAN simplified internal block diagram .....               | 5  | Fig. 14. | Detailed fail-safe state diagram .....   | 36 |
| Fig. 4.  | 35FS6500 pinout with CAN and FS1B .....  | 6  | Fig. 15. | Windowed watchdog with FS clock accuracy .....   | 38 |
| Fig. 5.  | 35FS6500 pinout without CAN .....  | 6  | Fig. 16. | Watchdog error counter configuration (INIT_WD_CNT register, bits WD_CNT_ERR_1:0) ..... | 39 |
| Fig. 6.  | 35FS4500 pinout with CAN and FS1B .....  | 7  | Fig. 17. | Watchdog refresh counter configuration (INIT_WD_CNT register, WD_CNT_RFR_1:0) .....    | 40 |
| Fig. 7.  | SPI timing diagram .....   | 23 | Fig. 18. | Fault error counter (FLT_ERR_FS = 0, WD_CNT_RFR = 6) .....                             | 41 |
| Fig. 8.  | Register access restriction .....  | 23 |          |  |    |
| Fig. 9.  | Deep fail-safe enable/disable .....  | 26 |          |  |    |
| Fig. 10. | Simplified analog multiplexer block diagram .....                                | 27 |          |  |    |
| Fig. 11. | External error signal handling .....   | 28 |          |  |    |



|          |   |    |          |   |     |
|----------|---|----|----------|---|-----|
| Fig. 19. | Fault error counter (FLT_ERR_FS = 1, WD_CNT_RFR = 6) .....                                    | 42 | Fig. 48. | Start-up scheme .....   | 63  |
| Fig. 20. | Example of WD operation generating a reset (WD_CNT_ERR = 6) .....                             | 42 | Fig. 49. | Long duration timer block diagram .....   | 64  |
| Fig. 21. | Example of RTSB and FS0B behavior when FLT_ERR_CNT ≥ intermediate value .....                 | 43 | Fig. 50. | Long duration timer functions .....   | 65  |
| Fig. 22. | Example of WD operation leading a decrement of the fault error counter (WD_CNT_RFR = 6) ..... | 43 | Fig. 51. | Long duration timer state machine .....   | 66  |
| Fig. 23. | Fault error counter and FS0B deactivation sequence (FLT_ERR_FS = 0 and WD_CNT_ERR = 6) .....  | 44 | Fig. 52. | CAN simplified block diagram .....  | 67  |
| Fig. 24. | FS1B simplified architecture .....  | 45 | Fig. 53. | CAN timing diagram .....  | 68  |
| Fig. 25. | tDELAY operation .....  | 45 | Fig. 54. | CAN transition when device goes to LPOFF .....  | 68  |
| Fig. 26. | tDURATION operation .....   | 46 | Fig. 55. | TXD dominant timeout detection .....  | 69  |
| Fig. 27. | Input voltage range .....   | 47 | Fig. 56. | Illustration of CANL short to GND detection mechanism .....   | 69  |
| Fig. 28. | Pre-regulator: buck configuration .....   | 48 | Fig. 57. | Overtemperature behavior .....  | 70  |
| Fig. 29. | Pre-regulator: buck boost configuration .....   | 49 | Fig. 58. | Multiple pulse wake-up pattern illustration .....   | 71  |
| Fig. 30. | Transition between buck and boost .....   | 49 | Fig. 59. | SPI overview: SPI waveform and signals polarity .....   | 73  |
| Fig. 31. | Buck configuration power up and power down .....  | 50 | Fig. 60. | MOSI /MISO SPI command organization .....   | 73  |
| Fig. 32. | Buck boost configuration power up and power down .....  | 50 | Fig. 61. | MISO SPI bits 15:8 .....  | 74  |
| Fig. 33. | Behavior during cranking (buck configuration) .....   | 51 | Fig. 62. | MISO SPI bits 7:4 .....   | 75  |
| Fig. 34. | Behavior during cranking (buck boost configuration) .....                                     | 51 | Fig. 63. | 35FS6500 simplified application schematic with CAN, FS1B, VKAM, buck/boost VPRE configuration ..... | 121 |
| Fig. 35. | Description of light load conditions .....  | 52 | Fig. 64. | 35F4500 simplified application schematic with CAN, IO_5, buck only VPRE configuration .....         | 122 |
| Fig. 36. | Input power feed forward principle .....  | 52 | Fig. 65. | VAUX/VCCA connection, deep fail-safe enabled .....  | 122 |
| Fig. 37. | Overcurrent and current limitation scheme .....   | 53 | Fig. 66. | VAUX not used, VCCA configuration up to 100 mA, deep fail-safe disabled .....                       | 123 |
| Fig. 38. | VPRE efficiency .....   | 54 | Fig. 67. | VCCA connection, VAUX not used, deep fail-safe disabled .....                                       | 123 |
| Fig. 39. | VCORE buck regulator .....  | 55 | Fig. 68. | VCCA connection, VAUX not used, deep fail-safe enabled .....  | 123 |
| Fig. 40. | Feedback core resistor bridge monitoring (FCRBM) .....  | 56 | Fig. 69. | SOT1571-1 Rev F .....   | 125 |
| Fig. 41. | VCORE efficiency .....  | 56 | Fig. 70. | SOT1571-1 Rev. F Detail View .....  | 126 |
| Fig. 42. | VCORE linear regulator .....  | 57 | Fig. 71. | SOT1571-1 Rev F Notes .....   | 127 |
| Fig. 43. | Example of VAUX used in tracker mode .....  | 59 | Fig. 72. | SOT1571-1 Rev. F - PCB design guidelines - solder mask opening pattern .....                        | 128 |
| Fig. 44. | VAUX current limitation scheme with foldback mechanism .....                                  | 59 | Fig. 73. | SOT1571-1 Rev. F - PCB design guidelines - I/O pads and solderable area .....                       | 129 |
| Fig. 45. | VKAM start-up strategy .....  | 60 | Fig. 74. | SOT1571-1 Rev. F - PCB design guidelines - solder paste stencil .....                               | 130 |
| Fig. 46. | Power dissipation use case .....  | 61 |          |   |     |
| Fig. 47. | Power dissipation versus ICORE, ICCA, or IPRE .....   | 62 |          |   |     |

## Contents

|           |  |           |          |  |    |
|-----------|--|-----------|----------|--|----|
| <b>1</b>  | <b>General description .....</b>                               | <b>1</b>  | 12.2.1   | Select pin configuration .....                                       | 32 |
| <b>2</b>  | <b>Features and benefits .....</b>                             | <b>1</b>  | 12.2.2   | ABIST .....  | 32 |
| <b>3</b>  | <b>Applications .....</b>                                      | <b>2</b>  | 12.2.2.1 | ABIST1 .....   | 32 |
| <b>4</b>  | <b>Simplified application diagrams .....</b>                   | <b>2</b>  | 12.2.2.2 | ABIST2 .....   | 33 |
| <b>5</b>  | <b>Ordering information .....</b>                              | <b>3</b>  | 12.2.3   | Release RSTB .....   | 33 |
| 5.1       | Part number definition .....                                   | 3         | 12.2.4   | INIT_FS .....  | 33 |
| 5.2       | Part numbers list .....  | 4         | 12.2.5   | Normal WD .....  | 33 |
| <b>6</b>  | <b>Block diagram .....</b>                                     | <b>5</b>  | 12.2.6   | Assert RSTB .....  | 33 |
| <b>7</b>  | <b>Pinning information .....</b>                               | <b>6</b>  | 12.2.7   | Assert FSxB and ABIST2 .....   | 33 |
| 7.1       | Pinning information .....                                      | 6         | 12.3     | Deep fail-safe state .....   | 33 |
| 7.2       | Pin description .....  | 8         | 12.4     | Functional state diagram .....                                       | 34 |
| <b>8</b>  | <b>Maximum ratings .....</b>                                   | <b>10</b> | 12.5     | Fail-safe machine .....  | 34 |
| <b>9</b>  | <b>Static electrical characteristics .....</b>                 | <b>12</b> | 12.5.1   | Fail-safe machine state diagram .....                                | 36 |
| <b>10</b> | <b>Dynamic electrical characteristics .....</b>                | <b>19</b> | 12.5.2   | Watchdog operation .....   | 37 |
| <b>11</b> | <b>Functional pin description .....</b>                        | <b>23</b> | 12.5.2.1 | Normal operation (first watchdog refresh) .....                      | 37 |
| 11.1      | Introduction .....   | 23        | 12.5.2.2 | Normal watchdog refresh .....  | 37 |
| 11.2      | Power supplies (VSUP1, VSUP2, VSUP3) .....                     | 24        | 12.5.2.3 | Watchdog in debug mode .....   | 38 |
| 11.3      | VSENSE input (VSENSE) .....                                    | 24        | 12.5.2.4 | Wrong watchdog refresh handling .....                                | 38 |
| 11.4      | Pre-regulator (VPRE) .....                                     | 24        | 12.5.2.5 | Watchdog error counter .....   | 38 |
| 11.5      | VCORE output (from 1.0 V to 5.0 V range) .....                 | 24        | 12.5.2.6 | Watchdog refresh counter .....                                       | 39 |
| 11.6      | VCCA output, 5.0 V, or 3.3 V selectable .....                  | 24        | 12.5.3   | Fault error counter .....  | 40 |
| 11.7      | VAUX output, 5.0 V, or 3.3 V selectable .....                  | 25        | 12.5.3.1 | Fault error counter intermediate value .....                         | 42 |
| 11.8      | SELECT input pin .....   | 25        | 12.5.3.2 | Fault error counter at start-up or resuming<br>from LPOFF mode ..... | 43 |
| 11.8.1    | VCCA, VAUX voltage configuration .....                         | 25        | 12.5.4   | RESET (RSTB) activation .....  | 44 |
| 11.8.2    | Deep fail-safe configuration .....                             | 25        | 12.5.5   | Fail-safe output (FS0B) activation .....                             | 44 |
| 11.9      | CAN_5V voltage regulator .....                                 | 26        | 12.5.6   | Fail-safe output (FS1B) activation .....                             | 45 |
| 11.10     | Interrupt (INTB) .....   | 26        | 12.5.6.1 | tDELAY operation .....   | 45 |
| 11.11     | CANH, CANL, TXD, RXD .....                                     | 26        | 12.5.6.2 | tDURATION operation .....  | 46 |
| 11.11.1   | TXD .....  | 26        | 12.5.7   | Fail-safe outputs (FS0B and FS1B) release .....                      | 46 |
| 11.11.2   | RXD .....  | 26        | 12.5.7.1 | RELEASE_FSxB register .....  | 46 |
| 11.11.3   | CANH and CANL .....  | 26        | 12.5.8   | SPI DED .....  | 47 |
| 11.12     | Multiplexer output MUX_OUT .....                               | 27        | 12.6     | Input voltage range .....  | 47 |
| 11.13     | I/O pins (I/O_0:I/O_5) .....                                   | 27        | 12.7     | Power management operation .....                                     | 48 |
| 11.14     | SAFE output pins (FS0B, FS1B, RSTB) .....                      | 28        | 12.7.1   | VPRE voltage pre-regulator .....                                     | 48 |
| 11.14.1   | FS0B pin .....   | 28        | 12.7.1.1 | Power up and power down sequence .....                               | 50 |
| 11.14.2   | FS1B pin .....   | 29        | 12.7.1.2 | Cranking management .....  | 50 |
| 11.14.3   | RSTB pin .....   | 29        | 12.7.1.3 | Light load condition .....   | 52 |
| 11.15     | VPU_FS (fail-safe pull-up) .....                               | 29        | 12.7.1.4 | Input power feed forward condition .....                             | 52 |
| 11.16     | DEBUG input (entering in debug mode) .....                     | 29        | 12.7.1.5 | Overcurrent detection and current limitation .....                   | 52 |
| <b>12</b> | <b>Functional device operation .....</b>                       | <b>30</b> | 12.7.1.6 | VPRE voltage monitoring .....  | 53 |
| 12.1      | Mode and state description of the main<br>state machine .....  | 30        | 12.7.1.7 | VPRE efficiency .....  | 54 |
| 12.1.1    | Buck or buck boost configuration .....                         | 30        | 12.7.2   | VCORE voltage regulator .....  | 54 |
| 12.1.2    | VPRE on .....  | 30        | 12.7.2.1 | VCORE DC-DC converter .....  | 54 |
| 12.1.3    | SELECT pin configuration .....                                 | 30        | 12.7.2.2 | Light load condition .....   | 55 |
| 12.1.4    | VCORE/VAUX/VCCA on .....                                       | 30        | 12.7.2.3 | Current limitation .....   | 55 |
| 12.1.5    | INIT main .....  | 30        | 12.7.2.4 | Voltage monitoring .....   | 55 |
| 12.1.6    | Normal .....   | 31        | 12.7.2.5 | VCORE efficiency .....   | 56 |
| 12.1.7    | Low-power mode off .....                                       | 31        | 12.7.2.6 | VCORE linear regulator .....   | 56 |
| 12.1.7.1  | LPOFF - sleep .....  | 31        | 12.7.2.7 | Current limitation .....   | 57 |
| 12.1.7.2  | LPOFF - auto WU .....  | 31        | 12.7.2.8 | Voltage monitoring .....   | 57 |
| 12.1.7.3  | LPOFF - deep FS .....  | 31        | 12.7.3   | Charge pump and bootstrap .....                                      | 57 |
| 12.1.7.4  | Register configuration in LPOFF .....                          | 31        | 12.7.4   | VCCA voltage regulator .....   | 57 |
| 12.1.7.5  | ISO pulse in LPOFF .....                                       | 32        | 12.7.4.1 | Current limitation .....   | 58 |
| 12.2      | Mode and state description of fail-safe state<br>machine ..... | 32        | 12.7.4.2 | Voltage monitoring .....   | 58 |
|           |  |           | 12.7.5   | VAUX voltage regulator .....   | 58 |

|           |  |           |           |  |            |
|-----------|--|-----------|-----------|--|------------|
| 12.7.5.1  | Current limitation .....                         | 59        | 13.3.18   | DIAG_SPI .....                                     | 94         |
| 12.7.5.2  | Voltage monitoring .....                         | 60        | 13.3.19   | Mode .....   | 95         |
| 12.7.6    | CAN_5V voltage regulator .....                   | 60        | 13.3.20   | REG_MODE .....                                     | 96         |
| 12.7.7    | VKAM .....                                       | 60        | 13.3.21   | IO_OUT_AMUX .....                                  | 97         |
| 12.7.8    | Power dissipation .....                          | 61        | 13.3.22   | CAN_MODE .....                                     | 98         |
| 12.7.9    | Start-up sequence .....                          | 62        | 13.3.23   | LDT_AFTER_RUN_1 .....                              | 99         |
| 12.8      | Long duration timer .....                        | 63        | 13.3.24   | LDT_AFTER_RUN_2 .....                              | 99         |
| 12.8.1    | Timer characteristics .....                      | 64        | 13.3.25   | LDT_WAKE_UP_1 .....                                | 100        |
| 12.8.2    | Calibration procedure .....                      | 64        | 13.3.26   | LDT_WAKE_UP_2 .....                                | 100        |
| 12.8.3    | Timer functions .....                            | 65        | 13.3.27   | LDT_WAKE_UP_3 .....                                | 101        |
| 12.8.4    | Timer operation .....                            | 65        | 13.4      | Detail of fail-safe logic register mapping .....   | 101        |
| 12.9      | CAN transceiver .....                            | 66        | 13.4.1    | INIT_FS1B_TIMING .....                             | 101        |
| 12.9.1    | Operating modes .....                            | 67        | 13.4.2    | BIST .....   | 102        |
| 12.9.1.1  | Normal mode .....                                | 67        | 13.4.3    | INIT_SUPERVISOR .....                              | 103        |
| 12.9.1.2  | Sleep mode .....                                 | 68        | 13.4.4    | INIT_FAULT .....                                   | 104        |
| 12.9.2    | Fault detection .....                            | 68        | 13.4.5    | INIT_FSSM .....                                    | 105        |
| 12.9.2.1  | TXD permanent dominant (timeout) .....           | 68        | 13.4.6    | INIT_SF_IMPACT .....                               | 106        |
| 12.9.2.2  | RXD permanent recessive .....                    | 69        | 13.4.7    | WD_WINDOW .....                                    | 107        |
| 12.9.2.3  | CAN-bus short-circuits .....                     | 69        | 13.4.8    | LFSR .....   | 108        |
| 12.9.2.4  | CAN current limitation .....                     | 70        | 13.4.9    | WD_ANSWER .....                                    | 109        |
| 12.9.2.5  | CAN overtemperature .....                        | 70        | 13.4.10   | RELEASE_FSxB .....                                 | 110        |
| 12.9.2.6  | Distinguish CAN diagnostics and CAN errors ..... | 70        | 13.4.11   | SF_OUTPUT_REQUEST .....                            | 111        |
| 12.9.3    | Wake-up mechanism .....                          | 71        | 13.4.12   | INIT_WD_CNT .....                                  | 112        |
| 12.9.3.1  | Multiple pulse detection .....                   | 71        | 13.4.13   | DIAG_SF_IOs .....                                  | 113        |
| <b>13</b> | <b>Serial peripheral interface .....</b>         | <b>72</b> | 13.4.14   | WD_COUNTER .....                                   | 114        |
| 13.1      | High-level overview .....                        | 72        | 13.4.15   | DIAG_SF_ERR .....                                  | 115        |
| 13.1.1    | SPI .....  | 72        | 13.4.16   | INIT_VCORE_OVUV_IMPACT .....                       | 115        |
| 13.1.2    | Parity bit 8 calculation .....                   | 72        | 13.4.17   | INIT_VCCA_OVUV_IMPACT .....                        | 116        |
| 13.1.3    | Device status on MISO .....                      | 72        | 13.4.18   | INIT_VAUX_OVUV_IMPACT .....                        | 117        |
| 13.1.4    | Register description .....                       | 73        | 13.4.19   | DEVICE_ID_FS .....                                 | 118        |
| 13.2      | Detailed operation .....                         | 73        | <b>14</b> | <b>List of interruptions and description .....</b> | <b>118</b> |
| 13.2.1    | SPI command organization .....                   | 73        | <b>15</b> | <b>Typical applications .....</b>                  | <b>121</b> |
| 13.2.2    | Main logic general diagnostic .....              | 74        | <b>16</b> | <b>Packaging .....</b>                             | <b>123</b> |
| 13.2.3    | Fail-safe logic general diagnostic .....         | 75        | 16.1      | Package mechanical dimensions .....                | 123        |
| 13.2.4    | Main logic register address table .....          | 76        | 16.2      | Package outline .....                              | 125        |
| 13.2.5    | Fail-safe logic register address table .....     | 77        | <b>17</b> | <b>Soldering .....</b>                             | <b>128</b> |
| 13.2.6    | Secured SPI command .....                        | 77        | <b>18</b> | <b>References .....</b>                            | <b>131</b> |
| 13.3      | Detail of main logic register mapping .....      | 78        | <b>19</b> | <b>Revision history .....</b>                      | <b>132</b> |
| 13.3.1    | INIT_VREG .....                                  | 78        |           | <b>Legal information .....</b>                     | <b>133</b> |
| 13.3.2    | INIT_WU1 .....                                   | 79        |           |  |            |
| 13.3.3    | INIT_WU2 .....                                   | 80        |           |  |            |
| 13.3.4    | INIT_INT .....                                   | 81        |           |  |            |
| 13.3.5    | INIT_INH_INT .....                               | 82        |           |  |            |
| 13.3.6    | LONG_DURATION_TIMER .....                        | 83        |           |  |            |
| 13.3.7    | HW_CONFIG .....                                  | 84        |           |  |            |
| 13.3.8    | WU_SOURCE .....                                  | 85        |           |  |            |
| 13.3.9    | DEVICE_ID .....                                  | 86        |           |  |            |
| 13.3.10   | IO_INPUT .....                                   | 87        |           |  |            |
| 13.3.11   | DIAG_VPRE .....                                  | 88        |           |  |            |
| 13.3.12   | DIAG_VCORE .....                                 | 89        |           |  |            |
| 13.3.13   | DIAG_VCCA .....                                  | 90        |           |  |            |
| 13.3.14   | DIAG_VAUX .....                                  | 91        |           |  |            |
| 13.3.15   | DIAG_VSUP_VCAN .....                             | 92        |           |  |            |
| 13.3.16   | DIAG_CAN_1 .....                                 | 93        |           |  |            |
| 13.3.17   | DIAG_CAN_2 .....                                 | 94        |           |  |            |

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.