


PowerQUICC III Integrated Processor Datasheet DS0831



FEATURES

- Embedded e500 Core, Initial Offerings up to 1.2 GHz
 - Dual Dispatch Superscalar, 7-stage Pipeline Design with out-of-order Issue and Execution
 - 3065 MIPS at 1333 MHz (Estimated Dhrystone 2.1)
- 36-bit Physical Addressing
- Enhanced Hardware and Software Debug Support
- Double-precision Embedded Scalar and Vector Floating-point APUs
- Memory Management Unit (MMU)
- Integrated L1/L2 Cache
 - L1 Cache-32 KB Data and 32 KB Instruction Cache with Line-locking Support
 - L2 Cache-512 KB (8-Way Set Associative); 512 KB/256 KB/128 KB/64 KB Can Be Used As SRAM
 - L1 and L2 Hardware Coherency
 - L2 Configurable As SRAM, Cache and I/O Transactions
 Can Be Stashed Into L2 Cache Regions
- Integrated DDR Memory Controller With Full ECC Support, Supporting:
 - 200 MHz Clock Rate (400 MHz Data Rate), 64-bit,2.5V/2.6V I/O, DDR SDRAM
- Integrated Security Engine Supporting DES, 3DES, MD-5, SHA-1/2, AES, RSA, RNG, Kasumi F8/F9 and ARC-4 Encryption Algorithms
- Four On-chip Triple-speed Ethernet Controllers (GMACs)
 Supporting 10- and 100-Mbps, and 1-Gbps
 Ethernet/IEEE*802.3 Networks with MII, RMII, GMII, RGMII,
 RTBI and TBI Physical Interfaces
 - TCP/IP Checksum Acceleration
 - Advanced QoS Features
- General-purpose I/O (GPIO)

- Serial RapidIO and PCI Express High-speed Interconnect Interfaces, Supporting
 - Single x8 PCI Express, or Single x4 PCI Express and Single 4x Serial RapidIO
- On-chip Network (OCeaN) Switch Fabric
- Multiple PCI Interface Support
 - 64-bit PCI 2.2 Bus Controller (Up to 66 MHz, 3.3V I/O)
 - 64-bit PCI-X Bus Controller (Up to 133 MHz, 3.3V I/O), or Flexibility to Configure Two 32-bit PCI Controllers
- 166 MHz, 32-bit, 3.3V I/O, Local Bus with Memory Controller
- Integrated Four-channel DMA Controller
- Dual I2C and Dual Universal Asynchronous Receiver/Transmitter (DUAR) Support
- Programmable Interrupt Controller (PIC), IEEE 1149.1 JTAG
 Test Access Port
- 1.1V Core Voltage with 3.3V and 2.5V I/O, 783-pin HITCE and PBGA Packages

DESCRIPTION

The PC8548E contains a Power Architecture[™] processor core. The PC8548E integrates a processor that implements the Power Architecture with system logic required for networking, storage, and general-purpose embedded applications. For functional characteristics of the processor, refer to the PC8548E Integrated Processor Preliminary Reference Manual.

SCREENING

- Full Military Temperature Range ($T_C = -55$ °C, $T_J = +125$ °C)
- Industrial Temperature Range ($T_C = -40^{\circ}C$, $T_I = +110^{\circ}C$)

Whilst e2v technologies has taken care to ensure the accuracy of the information contained herein it accepts no responsibility for the consequences of any use thereof and also reserves the right to change the specification of goods without notice. e2v technologies accepts no liability beyond the set out in its standard conditions of sale in respect of infringement of third party patents arising from the use of devices in accordance with information contained herein

e2v technologies (uk) limited, Waterhouse Lane, Chelmsford, Essex CM1 2QU United Kingdom Holding Company: e2v technologies plc

Telephone: +44 (0)1245 493493 Facsimile: +44 (0)1245 492492

Contact e2v by e-mail: enquiries@e2v.com or visit www.e2v.com for global sales and operations centres.

1. PC8548E ARCHITECTURE GENERAL OVERVIEW

Security DDR/DDR2/ **DDR** Engine **SDRAM** Memory Controller 512-Kbyte Flash **XOR** Local Bus Controller SDRAM L2 Cache/ Engine **GPIO SRAM** e500 Core Programmable Interrupt IRQs ∢ Controller (PIC) e500 32-Kbvte L1 32-Kbvte Coherency Core Complex Instruction L1 Data Module Serial **DUART** Cache Bus Cache I²C I²C ∢ Controller I²C Serial RapidIOTM 4x RapidIO Controller x8 PCI Express PCI Express MII, GMII, TBI, eTSEC OceaN RTBI, RGMII, Switch 10/100/1Gb **RMII** Fabric PCI 32-bit 32-bit PCI Bus Interface MII, GMII, TBI, eTSEC 66 MHz RTBI, RGMII, (If 64-bit not used) 10/100/1Gb **RMII** 32-bit PCI/ MII, GMII, TBI, eTSEC PCI/PCI-X 64-bit PCI/PCI-X RTBI, RGMII, 133 MHz **Bus Interface** RMII 10/100/1Gb RTBI, RGMII, eTSFC 4-Channel DMA RMII Controller 10/100/1Gb

Figure 1-1. PC8548E Block Diagram

1.1 Features Overview

The following list provides an overview of the PC8548E feature set:

- High-performance 32-bit Book E-enhanced core that implements the Power Architecture
 - 32-Kbyte L1 instruction cache and 32-Kbyte L1 data cache with parity protection. Caches can be locked entirely or on a per-line basis, with separate locking for instructions and data
 - Signal-processing engine (SPE) APU (auxiliary processing unit). Provides an extensive instruction set for vector (64-bit) integer and fractional operations. These instructions use both the upper and lower words of the 64-bit GPRs as they are defined by the SPE APU
 - Double-precision floating-point APU. Provides an instruction set for double-precision (64-bit) floating-point instructions that use the 64-bit GPRs
 - 36-bit real addressing
 - Embedded vector and scalar single-precision floating-point APUs. Provide an instruction set for single-precision (32-bit) floating-point instructions
 - Memory management unit (MMU). Especially designed for embedded applications.
 Supports 4-Kbyte-4-Gbyte page sizes

- Enhanced hardware and software debug support
- Performance monitor facility that is similar to, but separate from, the PC8548E performance monitor

The e500 defines features that are not implemented on this device. It also generally defines some features that this device implements more specifically. An understanding of these differences can be critical to ensure proper operations.

• 512-Kbyte L2 cache/SRAM

- Flexible configuration
- Full ECC support on 64-bit boundary in both cache and SRAM modes
- Cache mode supports instruction caching, data caching, or both
- External masters can force data to be allocated into the cache through programmed memory ranges or special transaction types (stashing)
- 1, 2, or 4 ways can be configured for stashing only
- Eight-way set-associative cache organization (32-byte cache lines)
- Supports locking entire cache or selected lines. Individual line locks are set and cleared through Book E instructions or by externally mastered transactions
- Global locking and flash clearing done through writes to L2 configuration registers
- Instruction and data locks can be flash cleared separately
- SRAM features include the following:
 - I/O devices access SRAM regions by marking transactions as snoopable (global)
 - Regions can reside at any aligned location in the memory map
- Byte-accessible ECC is protected using read-modify-write transaction accesses for smallerthan-cache-line accesses
- Address translation and mapping unit (ATMU)
 - Eight local access windows define mapping within local 36-bit address space
 - Inbound and outbound ATMUs map to larger external address spaces
 - Three inbound windows plus a configuration window on PCI/PCI-X and PCI Express
 - Four inbound windows plus a default window on RapidIO
 - Four outbound windows plus default translation for PCI/PCI-X and PCI Express
 - Eight outbound windows plus default translation for RapidIO with segmentation and subsegmentation support
- DDR/DDR2 memory controller
 - Programmable timing supporting DDR and DDR2 SDRAM
 - 64-bit data interface
 - Four banks of memory supported, each up to 4 Gbytes, to a maximum of 16 Gbytes
 - DRAM chip configurations from 64 Mbits to 4 Gbits with x8/x16 data ports
 - Full ECC support
 - Page mode support
 - Up to 16 simultaneous open pages for DDR

- Up to 32 simultaneous open pages for DDR2
- Contiguous or discontiguous memory mapping
- Read-modify-write support for RapidIO atomic increment, decrement, set, and clear transactions
- Sleep mode support for self-refresh SDRAM
- On-die termination support when using DDR2
- Supports auto refreshing
- On-the-fly power management using CKE signal
- Registered DIMM support
- Fast memory access via JTAG port
- 2.5V SSTL_2 compatible I/O (1.8V SSTL_1.8 for DDR2)
- Support for battery-backed main memory
- Programmable interrupt controller (PIC)
 - Programming model is compliant with the OpenPIC architecture
 - Supports 16 programmable interrupt and processor task priority levels
 - Supports 12 discrete external interrupts
 - Supports 4 message interrupts with 32-bit messages
 - Supports connection of an external interrupt controller such as the 8259 programmable interrupt controller
 - Four global high resolution timers/counters that can generate interrupts
 - Supports a variety of other internal interrupt sources
 - Supports fully nested interrupt delivery
 - Interrupts can be routed to external pin for external processing
 - Interrupts can be routed to the e500 core's standard or critical interrupt inputs
 - Interrupt summary registers allow fast identification of interrupt source
- Integrated security engine (SEC) optimized to process all the algorithms associated with IPSec, IKE, WTLS/WAP, SSL/TLS, and 3GPP
 - Four crypto-channels, each supporting multi-command descriptor chains
 - Dynamic assignment of crypto-execution units via an integrated controller
 - Buffer size of 256 bytes for each execution unit, with flow control for large data sizes
 - PKEU: public key execution unit
 - RSA and Diffie-Hellman; programmable field size up to 2048 bits
 - Elliptic curve cryptography with F₂m and F(p) modes and programmable field size up to 511 bits
 - DEU: Data Encryption Standard execution unit
 - DES, 3DES
 - Two key (K1, K2, K1) or three key (K1, K2, K3)
 - ECB and CBC modes for both DES and 3DES
 - AESU: Advanced Encryption Standard unit
 - Implements the Rijndael symmetric key cipher

- ECB, CBC, CTR, and CCM modes
- 128-, 192-, and 256-bit key lengths
- AFEU: ARC four execution unit
 - Implements a stream cipher compatible with the RC4 algorithm
 - 40- to 128-bit programmable key
- MDEU: message digest execution unit
 - SHA with 160- or 256-bit message digest
 - MD5 with 128-bit message digest
 - HMAC with either algorithm
- KEU: Kasumi execution unit
 - Implements F8 algorithm for encryption and F9 algorithm for integrity checking
 - Also supports A5/3 and GEA-3 algorithms
- RNG: random number generator
- XOR engine for parity checking in RAID storage applications
- Dual I²C controllers
 - Two-wire interface
 - Multiple master support
 - Master or slave I²C mode support
 - On-chip digital filtering rejects spikes on the bus
- Boot sequencer
 - Optionally loads configuration data from serial ROM at reset via the I²C interface
 - Can be used to initialize configuration registers and/or memory
 - Supports extended I²C addressing mode
 - Data integrity checked with preamble signature and CRC

DUART

- Two 4-wire interfaces (SIN, SOUT, RTS, CTS)
- Programming model compatible with the original 16450 UART and the PC16550D
- Local bus controller (LBC)
 - Multiplexed 32-bit address and data bus operating at up to 133 MHz
 - Eight chip selects support eight external slaves
 - Up to eight-beat burst transfers
 - The 32-, 16-, and 8-bit port sizes are controlled by an on-chip memory controller
 - Three protocol engines available on a per chip select basis:
 - General-purpose chip select machine (GPCM)
 - Three user programmable machines (UPMs)
 - Dedicated single data rate SDRAM controller
 - Parity support
 - Default boot ROM chip select with configurable bus width (8, 16, or 32 bits)

- Four enhanced three-speed Ethernet controllers (eTSECs)
 - Three-speed support (10/100/1000 Mbps)
 - Four IEEE 802.3, 802.3u, 802.3x, 802.3z, 802.3ac, 802.3ab compliant controllers
 - Support for various Ethernet physical interfaces:
 - 1000 Mbps full-duplex IEEE 802.3 GMII, IEEE 802.3z TBI, RTBI, and RGMII
 - 10/100 Mbps full and half-duplex IEEE 802.3 MII, IEEE 802.3 RGMII, and RMI
 - Flexible configuration for multiple PHY interface configurations
 - TCP/IP acceleration and QoS features available
 - IP v4 and IP v6 header recognition on receive
 - IP v4 header checksum verification and generation
 - TCP and UDP checksum verification and generation
 - Per-packet configurable acceleration
 - Recognition of VLAN, stacked (queue in queue) VLAN, 802.2, PPPoE session, MPLS stacks, and ESP/AH IP-security headers
 - Supported in all FIFO modes
 - Quality of service support:
 - Transmission from up to eight physical queues
 - Reception to up to eight physical queues
 - Full- and half-duplex Ethernet support (1000 Mbps supports only full duplex):
 - EEE 802.3 full-duplex flow control (automatic PAUSE frame generation or software-programmed PAUSE frame generation and recognition)
 - Programmable maximum frame length supports jumbo frames (up to 9.6 Kbytes) and IEEE
 802.1 virtual local area network (VLAN) tags and priority
 - VLAN insertion and deletion
 - Per-frame VLAN control word or default VLAN for each eTSEC
 - Extracted VLAN control word passed to software separately
 - Retransmission following a collision
 - CRC generation and verification of inbound/outbound frames
 - Programmable Ethernet preamble insertion and extraction of up to 7 bytes
 - MAC address recognition:
 - Exact match on primary and virtual 48-bit unicast addresses
 - VRRP and HSRP support for seamless router fail-over
 - Up to 16 exact-match MAC addresses supported
 - Broadcast address (accept/reject)
 - Hash table match on up to 512 multicast addresses
 - Promiscuous mode
 - Buffer descriptors backward compatible with PC8260 and PC860T 10/100 Ethernet programming models
 - RMON statistics support

- 10-Kbyte internal transmit and 2-Kbyte receive FIFOs
- MII management interface for control and status
- Ability to force allocation of header information and buffer descriptors into L2 cache

OCeaN switch fabric

- Full crossbar packet switch
- Reorders packets from a source based on priorities
- Reorders packets to bypass blocked packets
- Implements starvation avoidance algorithms
- Supports packets with payloads of up to 256 bytes

Integrated DMA controller

- Four-channel controller
- All channels accessible by both the local and remote masters
- Extended DMA functions (advanced chaining and striding capability)
- Support for scatter and gather transfers
- Misaligned transfer capability
- Interrupt on completed segment, link, list, and error
- Supports transfers to or from any local memory or I/O port
- Selectable hardware-enforced coherency (snoop/no snoop)
- Ability to start and flow control each DMA channel from external 3-pin interface
- Ability to launch DMA from single write transaction

• Two PCI/PCI-X controllers

- PCI 2.2 and PCI-X 1.0 compatible
- One 32-/64-bit PCI/PCI-X port with support for speeds of up to 133 MHz (maximum PCI-X frequency in synchronous mode is 110 MHz)
- One 32-bit PCI port with support for speeds from 16 to 66 MHz (available when the other port is in 32-bit mode)
- Host and agent mode support
- 64-bit dual address cycle (DAC) support
- PCI-X supports multiple split transactions
- Supports PCI-to-memory and memory-to-PCI streaming
- Memory prefetching of PCI read accesses
- Supports posting of processor-to-PCI and PCI-to-memory writes
- PCI 3.3V compatible
- Selectable hardware-enforced coherency
- Serial RapidIO interface unit
 - Supports RapidIO Interconnect Specification, Revision 1.2
 - Both 1x and 4x LP-serial link interfaces
 - Long- and short-haul electricals with selectable pre-compensation

- Transmission rates of 1.25, 2.5, and 3.125 Gbaud (data rates of 1.0, 2.0, and 2.5 Gbps) per lane
- Auto detection of 1x- and 4x-mode operation during port initialization
- Link initialization and synchronization
- Large and small size transport information field support selectable at initialization time
- 34-bit addressing
- Up to 256 bytes data payload
- All transaction flows and priorities
- Atomic set/clr/inc/dec for read-modify-write operations
- Generation of IO_READ_HOME and FLUSH with data for accessing cache-coherent data at a remote memory system
- Receiver-controlled flow control
- Error detection, recovery, and time-out for packets and control symbols as required by the RapidIO specification
- Register and register bit extensions as described in part VIII (Error Management) of the RapidIO specification
- Hardware recovery only
- Register support is not required for software-mediated error recovery
- Accept-all mode of operation for fail-over support
- Support for RapidIO error injection
- Internal LP-serial and application interface-level loopback modes
- Memory and PHY BIST for at-speed production test
- RapidIO-compliant message unit
 - 4 Kbytes of payload per message
 - Up to sixteen 256-byte segments per message
 - Two inbound data message structures within the inbox
 - Capable of receiving three letters at any mailbox
 - Two outbound data message structures within the outbox
 - Capable of sending three letters simultaneously
 - Single segment multicast to up to 32 devIDs
 - Chaining and direct modes in the outbox
 - Single inbound doorbell message structure
 - Facility to accept port-write messages
- PCI Express interface
 - PCI Express 1.0a compatible
 - Supports x8, x4, x2, and x1 link widths
 - Auto-detection of number of connected lanes

- Selectable operation as root complex or endpoint
- Both 32- and 64-bit addressing
- 256-byte maximum payload size
- Virtual channel 0 only
- Traffic class 0 only
- Full 64-bit decode with 32-bit wide windows
- Pin multiplexing for the high speed I/O interfaces supports one of the following configurations
 - x8 PCI Express
 - x4 PCI Express and 4x serial RapidIO
- Power management
 - Supports power saving modes: doze, nap, and sleep
 - Employs dynamic power management, which automatically minimizes power consumption of blocks when they are idle
- System performance monitor
 - Supports eight 32-bit counters that count the occurrence of selected events
 - Ability to count up to 512 counter-specific events
 - Supports 64 reference events that can be counted on any of the eight counters
 - Supports duration and quantity threshold counting
 - Burstiness feature that permits counting of burst events with a programmable time between bursts
 - Triggering and chaining capability
 - Ability to generate an interrupt on overflow
- System access port
 - Uses JTAG interface and a TAP controller to access entire system memory map
 - Supports 32-bit accesses to configuration registers
 - Supports cache-line burst accesses to main memory
 - Supports large block (4-Kbyte) uploads and downloads
 - Supports continuous bit streaming of entire block for fast upload and download
- IEEE 1149.1 compliant, JTAG boundary scan
- 783 HITCE package

2. ELECTRICAL CHARACTERISTICS

This section provides the AC and DC electrical specifications and thermal characteristics for the PC8548E. This device is currently targeted to these specifications. Some of these specifications are independent of the I/O cell, but are included for a more complete reference. These are not purely I/O buffer design specifications.

2.1 Overall DC Electrical Characteristics

This section covers the ratings, conditions, and other characteristics.

2.2 Detailed Specification

This specification describes the specific requirements for the microprocessor PC8548E in compliance with e2v standard screening.

2.3 Applicable Documents

- 1. MIL-STD-883: Test methods and procedures for electronics
- 2. MIL-PRF-38535: Appendix A: General specifications for microcircuits

The microcircuits are in accordance with the applicable documents and as specified Table 2-1.

2.3.1 Absolute Maximum Ratings

Table 2-1 provides the absolute maximum ratings.

Table 2-1. Absolute Maximum Ratings⁽¹⁾

Characteristic		Symbol	Max Value	Unit	Notes
Core supply voltage		V _{DD}	-0.3 to 1.21	٧	_
PLL supply volta	nge	AV _{DD}	-0.3 to 1.21	V	-
Core power sup	pply for SerDes transceivers	SV _{DD}	-0.3 to 1.21	V	-
Pad power supp	oly for SerDes transceivers	XV _{DD}	-0.3 to 1.21	V	_
DDR and DDR2	DRAM I/O voltage	GV _{DD}	-0.3 to 2.75 -0.3 to 1.98	V	_
Three-speed Ethernet I/O voltage		LV _{DD} (for eTSEC1 and eTSEC2)	-0.3 to 3.63 -0.3 to 2.75	٧	(3)
		TV _{DD} (for eTSEC3 and eTSEC4)	-0.3 to 3.63 -0.3 to 2.75	٧	(3)
PCI/PCI-X, DUART, system control and power management, I ² C, Ethernet MII management, and JTAG I/O voltage		OV _{DD}	-0.3 to 3.63	٧	(3)
Local bus I/O vo	oltage	BV _{DD}	-0.3 to 3.63 -0.3 to 2.75	٧	(3)
	DDR/DDR2 DRAM signals	MV _{IN}	-0.3 to (GV _{DD} + 0.3)	٧	(4)
	DDR/DDR2 DRAM reference	MV_REF	-0.3 to $(GV_{DD}/2 + 0.3)$	٧	-
Innut voltage	Three-speed Ethernet I/O signals	LV _{IN} TV _{IN}	-0.3 to (LV _{DD} + 0.3) -0.3 to (TV _{DD} + 0.3)	٧	(4)
Local bus signals DUART, SYSCLK, system control and power management, I ² C, Ethernet MII management, and JTAG signals		BV _{IN}	-0.3 to (BV _{DD} + 0.3)	-	-
		OV _{IN}	-0.3 to (OV _{DD} + 0.3)	V	(4)
	PCI/PCI-X	OV _{IN}	-0.3 to (OV _{DD} + 0.3)	V	(4)
Storage temper	ature range	T _{STG}	-55 to 150	°C	_

Notes: 1. Functional and tested operating conditions are given in Table 2-2. Absolute maximum ratings are stress ratings only, and functional operation at the maximums is not guaranteed. Stresses beyond those listed may affect device reliability or cause permanent damage to the device.

2. The -0.3 to 2.75 V range is for DDR and -0.3 to 1.98 V range is for DDR2.

- 3. The 3.63 V maximum is only supported when the port is configured in GMII, MII, RMII, or TBI modes; otherwise the 2.75 V maximum applies. See Section 8.2 "FIFO, GMII, MII, TBI, RGMII, RMII, and RTBI AC Timing Specifications" on page 27 for details on the recommended operating conditions per protocol.
- 4. (M,L,O)V_{IN} may overshoot/undershoot to a voltage and for a maximum duration as shown in Figure 2-1.

2.3.2 Recommended Operating Conditions

Table 2-2 provides the recommended operating conditions for this device. Note that the values in Table 2-2 are the recommended and tested operating conditions. Proper device operation outside these conditions is not guaranteed.

Table 2-2. Recommended Operating Conditions


Characteristic			Recommended Value	Unit	Notes
Core supply voltage			1.1V ± 55 mV	V	
PLL supply voltage		AV _{DD}	1.1V ± 55 mV	V	(1)
Core power supply for SerDes tra	nsceivers	SV _{DD}	1.1V ± 55 mV	V	
Pad power supply for SerDes tran	sceivers	XV _{DD}	1.1V ± 55 mV	V	
DDR and DDR2 DRAM I/O voltage	•	GV _{DD}	2.5V ± 125 mV 1.8V ± 90 mV	V	
Three speed (themset I/O voltage		LV _{DD}	$3.3V \pm 165 \text{ mV}$ $2.5V \pm 125 \text{ mV}$	V	(4)
Three-speed Ethernet I/O voltage			$3.3V \pm 165 \text{ mV}$ $2.5V \pm 125 \text{ mV}$	V	(4)
PCI/PCI-X, DUART, system control and power management, I ² C, Ethernet MII management, and JTAG I/O voltage			3.3V ± 165 mV	V	(3)
Local bus I/O voltage		BV _{DD}	$3.3V \pm 165 \text{ mV}$ $2.5V \pm 125 \text{ mV}$	V	
	DDR and DDR2 DRAM signals	MV _{IN}	GND to GV _{DD}	V	(2)
	DDR and DDR2 DRAM reference	MV _{REF}	GND to GV _{DD} /2	V	(2)
Input voltage	Three-speed Ethernet signals	LV _{IN} TV _{IN}	GND to LV_{DD} GND to TV_{DD}	V	(4)
put voituge	Local bus signals	BV _{IN}	GND to BV _{DD}	V	
PCI, DUART, SYSCLK, system control and power management, I ² C, Ethernet MII management, and JTAG signals		OV _{IN}	GND to OV _{DD}	V	(3)
Operating Temperature range		T _C , T _J	$T_{\rm C} = -55^{\circ}{\rm C} \text{ to } T_{\rm J} = 125^{\circ}{\rm C}$	°C	

Notes: 1. This voltage is the input to the filter discussed in Section 22.2.1 "PLL Power Supply Filtering" on page 104 and not necessarily the voltage at the AV_{DD} pin, which may be reduced from V_{DD} by the filter.

- 2. Caution: MV_{IN} must not exceed GV_{DD} by more than 0.3V. This limit may be exceeded for a maximum of 20 ms during power-on reset and power-down sequences.
- 3. Caution: OV_{IN} must not exceed OV_{DD} by more than 0.3V. This limit may be exceeded for a maximum of 20 ms during power-on reset and power-down sequences.
- 4. Caution: L/TV_{IN} must not exceed L/TV_{DD} by more than 0.3V. This limit may be exceeded for a maximum of 20 ms during power-on reset and power-down sequences.

Figure 2-1 shows the undershoot and overshoot voltages at the interfaces of the PC8548E.

Figure 2-1. Overshoot/Undershoot Voltage for $GV_{DD}/OV_{DD}/LV_{DD}/BV_{DD}$



Notes: 1. t_{CLOCK} refers to the clock period associated with the respective interface:

For I^2C and JTAG, t_{CLOCK} references SYSCLK.

For DDR, t_{CLOCK} references MCLK.

For eTSEC, t_{CLOCK} references EC_GTX_CLK125.

For LBIU, t_{CLOCK} references LCLK.

For PCI, t_{CLOCK} references PCIn_CLK or SYSCLK.

For SerDes, t_{CLOCK} references SD_REF_CLK.

2. Please note that with the PCI overshoot allowed (as specified above), the device does not fully comply with the maximum AC ratings and device protection guideline outlined in the PCI rev. 2.2 standard (section 4.2.2.3).

The core voltage must always be provided at nominal 1.1V. (See Table 2-2 for actual recommended core voltage). Voltage to the processor interface I/Os are provided through separate sets of supply pins and must be provided at the voltages shown in Table 2-2. The input voltage threshold scales with respect to the associated I/O supply voltage. OV_{DD} and LV_{DD} based receivers are simple CMOS I/O circuits and satisfy appropriate LVCMOS type specifications. The DDR SDRAM interface uses a single-ended differential receiver referenced the externally supplied MV_{REF} signal (nominally set to $GV_{DD}/2$) as is appropriate for the SSTL2 electrical signaling standard.

2.3.3 Output Driver Characteristics

Table 2-3 provides information on the characteristics of the output driver strengths. The values are preliminary estimates.

Table 2-3. Output Drive Capability

Driver Type	Programmable Output Impedance (Ω)	Supply Voltage	Notes
	25	BV _{DD} = 3.3V	
Local bus interface utilities signals	25	BV _{DD} = 2.5V	(1)
Local bus interface utilities signals	45 (default)	BV _{DD} = 3.3V	
	45 (default)	BV _{DD} = 2.5V	
DCI signala	25	0.7 3.37	(2)
PCI signals	45 (default)	OV _{DD} = 3.3V	
DDR signal	18	GV _{DD} = 2.5V	(3)
DDIX Signal	36 (half strength mode)	0 v _{DD} - 2.3 v	
DDR2 signal	18	GV _{DD} = 1.8V	(3)
DDN2 Signal	36 (half strength mode)	OV _{DD} - 1.8V	
TSEC/10/100 signals	45	L/TV _{DD} = 2.5/3.3V	
DUART, system control, JTAG	45	OV _{DD} = 3.3V	
I ² C	150	OV _{DD} = 3.3V	

Notes: 1. The drive strength of the local bus interface is determined by the configuration of the appropriate bits in PORIMPSCR.

- 2. The drive strength of the PCI interface is determined by the setting of the PCI_GNT1 signal at reset.
- 3. The drive strength of the DDR interface in half-strength mode is at $T_C = 105$ °C and at GV_{DD} (min).

2.4 Power Sequencing

The device requires its power rails to be applied in a specific sequence in order to ensure proper device operation. These requirements are as follows for power-up:

- 1. V_{DD} , AV_{DD} , BV_{DD} , LV_{DD} , OV_{DD} , SV_{DD} , TV_{DD} , XV_{DD}
- 2. GV_{DD}

All supplies must be at their stable values within 50 ms.

Notes: 1. Items on the same line have no ordering requirement with respect to one another. Items on separate lines must be ordered sequentially such that voltage rails on a previous step must reach 90% of their value before the voltage rails on the current step reach 10% of theirs.

2. In order to guarantee MCKE low during power-up, the above sequencing for GV_{DD} is required. If there is no concern about any of the DDR signals being in an indeterminate state during power-up, then the sequencing for GV_{DD} is not required.

3. POWER CHARACTERISTICS

The estimated typical power dissipation for the core complex bus (CCB) versus the core frequency for this family of PowerQUICC III devices is shown in Table 3-1.

Table 3-1. PC8548E Power Dissipation⁽¹⁾

CCB Frequency ⁽¹⁾	Core Frequency	SLEEP ⁽²⁾	Typical-65 ⁽³⁾	Typical-105 ⁽⁴⁾	Maximum ⁽⁵⁾ at 110°C	Maximum ⁽⁶⁾ at 125°C	Unit
	800	2.7	4.6	7.5	8.1	11	
400	1000	2.7	5.0	7.9	8.5	11.6	W
	1200	2.7	5.4	8.3	9.9	11.9	
533	1333	6.2	7.9	10.8	12.8	12.8	W

Notes: 1. CCB Frequency is the SoC platform frequency, which corresponds to the DDR data rate.

- 2. SLEEP is based on $V_{DD} = 1.1 \text{ V}$, $T_{J} = 65 ^{\circ}\text{C}$.
- 3. Typical-65 is based on V_{DD} = 1.1 V, T_J = 65°C, running Dhrystone.
- 4. Typical-105 is based on $V_{DD} = 1.1 \text{ V}$, $T_{J} = 105^{\circ}\text{C}$, running Dhrystone.
- 5. Maximum is based on $V_{DD} = 1.1 \text{ V}$, $T_J = 110^{\circ}\text{C}$, running a smoke test.
- 6. Maximum is based on $V_{DD} = 1.1 \text{ V}$, $T_J = 125 ^{\circ}\text{C}$, running a smoke test.

At allowable voltage levels, the estimated power dissipation on the 1.1V AV_{DD} supplies for the PC8548E PLLs is shown in Table 3-2.

Because I/O usage varies from design to design, for power dissipation estimates on the $G/L/OV_{DD}$ power rails, refer to the PowerQUICC III I/O power calculator.

Table 3-2. PC8548E Estimated I/O Power Dissipation

Interface	Parameters	1.1V (XV _{DD})	1.8V (GV _{DD})	2.5V (B/G/L/TV _{DD})	3.3V (B/L/O/TV _{DD})	Comments
	266 MHz data		0.31 W	0.59 W		
000	333 MHz data		0.38 W	0.73 W		
DDR	400 MHz data		0.46 W			
	533 MHz data		0.60 W			
PCI-Express	x8, 2.5 G-baud	0.71 W				
Serial RapidIO	x4, 3.125 G-baud	0.49 W				
PCI-X	64-bit, 133 MHz				0.25 W	
	64-bit, 66 MHz				0.14 W	
DC!	64-bit, 33 MHz				0.08 W	
PCI	32-bit, 66 MHz				0.07 W	Power per PCI
	32-bit, 33 MHz				0.04 W	port
	32-bit, 133 MHz			0.14 W	0.24 W	
Local Bus	32-bit, 66MHz			0.07 W	0.13 W	
	32-bit, 33 MHz			0.04 W	0.07 W	

Table 3-2. PC8548E Estimated I/O Power Dissipation (Continued)

Interface	Parameters	1.1V (XV _{DD})	1.8V (GV _{DD})	2.5V (B/G/L/TV _{DD})	3.3V (B/L/O/TV _{DD})	Comments	
	MII				0.01 W		
eTSEC	GMII				0.07 W		
(10/100/1000	ТВІ				0.07 W	Power per eTSEC used	
Ethernet)	RGMII			0.04 W		e 1920 asea	
	RTBI			0.04 W			
	16-bit, 200 MHz			0.20 W			
eTSEC (packet	16-bit, 155 MHz			0.16 W		Power per FIFO	
FIFO)	8-bit, 200 MHz			0.11 W		interface used	
	8-bit, 155 MHz			0.08 W			

4. **INPUT CLOCKS**

4.1 **System Clock Timing**

Table 4-1 provides the system clock (SYSCLK) AC timing specifications for the PC8548E.

Table 4-1. SYSCLK AC Timing Specifications (At Recommended Operating Conditions with $OV_{DD} = 3.3V \pm 165$ mV, see Table 2-2)

Parameter/Condition	Symbol	Min	Typical	Max	Unit	Notes
SYSCLK frequency	f _{SYSCLK}	16	_	133	MHz	(1)(6)(7)(8)
SYSCLK cycle time	t _{SYSCLK}	7.5	_	60	ns	(6)(7)(8)
SYSCLK rise and fall time	t _{KH} , t _{KL}	0.6	1.0	1.2	ns	(2)
SYSCLK duty cycle	t _{KHK} /t _{SYSCLK}	40	_	60	%	(3)
SYSCLK jitter	-	_	_	± 150	ps	(4)(5)

- Notes: 1. Caution: The CCB clock to SYSCLK ratio and e500 core to CCB clock ratio settings must be chosen such SYSCLK frequency, e500 (core) frequency, and CCB clock frequency do not exceed their respective maximum operating frequencies. Refer to Section 20.2 "CCB/SYSCLK PLL Ratio" on page 99" and Section 20.3 "e500 Core PLL Ratio" on page 101, for ratio settings.
 - 2. Rise and fall times for SYSCLK are measured at 0.6V and 2.7V.
 - 3. Timing is guaranteed by design and characterization.
 - 4. This represents the total input jitter short term and long term and is guaranteed by design.
 - 5. The SYSCLK driver's closed loop jitter bandwidth should be < 500 kHz at -20 dB. The bandwidth must cascade-connected PLL-based devices to track SYSCLK drivers with the specified jitter.
 - 6. This parameter has been adjusted slower according to the workaround for device erratum GEN-13.
 - 7. For spread spectrum clocking. Guidelines are + 0% to -1% down spread at modulation rate between 20 and 60 kHz on SYSCLK.
 - 8. System with operating core frequency less than 1200 MHz must limit SYSCLK frequency to 100 MHz maximum.

4.2 Real Time Clock Timing

The RTC input is sampled by the platform clock (CCB clock). The output of the sampling latch is then used as an input to the counters of the PIC and the TimeBase unit of the e500. There is no jitter specification. The minimum pulse width of the RTC signal should be greater than 2x the period of the CCB clock. That is, minimum clock high time is $2 \times t_{CCB}$, and minimum clock low time is $2 \times t_{CCB}$. There is no minimum RTC frequency; RTC may be grounded if not needed.

4.3 eTSEC Gigabit Reference Clock Timing

Table 4-2 provides the eTSEC gigabit reference clocks (EC_GTX_CLK125) AC timing specifications for the PC8548F.

Table 4-2. EC_GTX_CLK125 AC Timing Specifications

Parameter/Condition	Symbol	Min	Typical	Max	Unit	Notes
EC_GTX_CLK125 frequency	f _{G125}	_	125	_	MHz	
EC_GTX_CLK125 cycle time	t _{G125}	_	8	_	ns	
EC_GTX_CLK125 rise and fall time $- L/TV_{DD} = 2.5V$ $- L/TV_{DD} = 3.3V$	t _{G125R} /t _{G125F}		-	0.75 1.0	ns	(1)
EC_GTX_CLK125 duty cycle - GMII, TBI - 1000Base-T for RGMII, RTBI	t _{G125H} /t _{G125}	45 47	-	55 53	%	(2)(3)

Note:

- 1. Rise and fall times for EC_GTX_CLK125 are measured from 0.5V and 2.0V for L/TV_{DD} = 2.5V, and from 0.6 and 2.7V for L/TV_{DD} = 3.3V.
- 2. Timing is guaranteed by design and characterization.
- 3. EC_GTX_CLK125 is used to generate the GTX clock TSECn_GTX_CLK for the eTSEC transmitter with 2% degradation. EC_GTX_CLK125 duty cycle can be loosened from 47/53% as long as the PHY device can tolerate the duty cycle generated by the TSECn_GTX_CLK. See Section 8.2.6 "RGMII and RTBI AC Timing Specifications" on page 36 for duty cycle for 10Base-T and 100Base-T reference clock.

4.4 PCI/PCI-X Reference Clock Timing

When the PCI/PCI-X controller is configured for asynchronous operation, the reference clock for the PCI/PCI-x controller is not the SYSCLK input, but instead the PCIn_CLK. Table 4-3 provides the PCI/PCI-X reference clock AC timing specifications for the PC8548E.

Table 4-3. PCIn_CLK AC Timing Specifications (At Recommended Operating Conditions with $OV_{DD} = 3.3V \pm 165$ mV, see Table 2-2)

Parameter/Condition	Symbol	Min	Typical	Max	Unit	Notes
PCIn_CLK frequency	f _{PCICLK}	16	I	133	MHz	
PCIn_CLK cycle time	t _{PCICLK}	7.5	ı	60	ns	
PCIn_CLK rise and fall time	t _{PCIKH} , t _{PCIKL}	0.6	1.0	2.1	ns	(1)(2)
PCIn_CLK duty cycle	t _{PCIKHKL} /t _{PCICLK}	40	ı	60	%	(2)

Notes: 1. Rise and fall times for SYSCLK are measured at 0.6V and 2.7V.

2. Timing is guaranteed by design and characterization.

4.5 Platform to FIFO restrictions

Please note the following FIFO maximum speed restrictions based on platform speed.

For FIFO GMII mode:

FIFO TX/RX clock frequency <= platform clock frequency / 4.2

For example, if the platform frequency is 533 MHz, the FIFO TX/RX clock frequency should be no more than 127 MHz

For FIFO encoded mode:

FIFO TX/RX clock frequency <= platform clock frequency / 4.2

For example, if the platform frequency is 533 MHz, the FIFO TX/RX clock frequency should be no more than 167 MHz.

4.6 Platform Frequency Requirements for PCI-Express and Serial RapidIO

The CCB clock frequency must be considered for proper operation of the high-speed PCI-Express and Serial RapidIO interfaces as described below.

For proper PCI Express operation, the CCB clock frequency must be greater than:

527 MHz x (PCI-Express link width)

8

For proper serial RapidIO operation, the CCB clock frequency must be greater than:

2 x (0.80) x (Serial RapidIO interface frequency) x (Serial RapidIO link width)

64

4.7 Other Input Clocks

For information on the input clocks of other functional blocks of the platform such as SerDes, and eTSEC, see the specific section of this document.

5. RESET INITIALIZATION

This section describes the AC electrical specifications for the RESET initialization timing requirements of the PC8548E. Table 5-1 provides the RESET initialization AC timing specifications for the DDR SDRAM component(s).

Table 5-1. RESET Initialization Timing Specifications

Parameter/Condition	Min	Max	Unit	Notes
Required assertion time of HRESET	100	_	μs	
Minimum assertion time for SRESET	3	-	SYSCLKs	(1)
PLL input setup time with stable SYSCLK before HRESET negation	100	-	μs	
Input setup time for POR configs (other than PLL config) with respect to negation of HRESET	4	_	SYSCLKs	(1)
Input hold time for all POR configs (including PLL config) with respect to negation of HRESET	2	_	SYSCLKs	(1)
Maximum valid-to-high impedance time for actively driven POR configs with respect to negation of HRESET	_	5	SYSCLKs	(1)

Note: 1. SYSCLK is identical to the PCI_CLK signal and is the primary clock input for the PC8548E.

Table 5-2 provides the PLL lock times.

Table 5-2. PLL Lock Times

Parameter/Condition	Min	Max	Unit
Core and platform PLL lock times	_	100	μs
Local bus PLL lock time	_	50	μs
PCI/PCI-X bus PLL lock time	_	50	μs

5.1 Power-On Ramp Rate

This section describes the AC electrical specifications for the power-on ramp rate requirements. Controlling the maximum power-on ramp rate is required to avoid falsely triggering the ESD circuitry. The following table provides the power supply ramp rate specifications.

Table 5-3. Power Supply Ramp Rate

Parameter	Min	Max	Unit	Notes
Required ramp rate for MVREF	_	3500	V/s	(1)
Required ramp rate for VDD	_	4000	V/s	(1)(2)

Notes: 1. Maximum ramp rate from 200 to 500 mV is most critical as this range may falsely trigger the ESD circuitry.

 V_{DD} itself is not vulnerable to false ESD triggering; however, as per Section 22.2.1 "PLL Power Supply Filtering" on page 104 the recommended AVDD_CORE, AVDD_PLAT, AVDD_LBIU, AVDD_PCI1 and AVDD_PCI2 filters are all connected to VDD. Their ramp rates must be equal to or less than the VDD ramp rate.

6. DDR AND DDR2 SDRAM

This section describes the DC and AC electrical specifications for the DDR SDRAM interface of the PC8548E. Note that $GV_{DD}(typ) = 2.5V$ for DDR SDRAM, and $GV_{DD}(typ) = 1.8V$ for DDR2 SDRAM.

6.1 DDR SDRAM DC Electrical Characteristics

Table 6-1 provides the recommended operating conditions for the DDR2 SDRAM controller of the PC8548E when $GV_{DD}(typ) = 1.8V$.

Table 6-1. DDR2 SDRAM DC Electrical Characteristics for $GV_{DD}(typ) = 1.8V$

Parameter/Condition	Symbol	Min	Max	Unit	Notes
I/O supply voltage	GV _{DD}	1.71	1.89	V	(1)
I/O reference voltage	MV _{REF}	0.49 × GV _{DD}	0.51 × GV _{DD}	V	(2)
I/O termination voltage	V _{TT}	MV _{REF} - 0.04	MV _{REF} + 0.04	V	(3)
Input high voltage	V _{IH}	MV _{REF} + 0.125	GV _{DD} + 0.3	V	
Input low voltage	V _{IL}	-0.3	MV _{REF} - 0.125	V	

Table 6-1. DDR2 SDRAM DC Electrical Characteristics for $GV_{DD}(typ) = 1.8V$ (Continued)

Output leakage current	I _{oz}	- 50	50	μΑ	(4)
Output high current (V _{OUT} = 1.420V)	I _{OH}	-13.4	_	mA	
Output low current (V _{OUT} = 0.280V)	I _{OL}	13.4	_	mA	

Notes: 1. GV_{DD} is expected to be within 50 mV of the DRAM GV_{DD} at all times.

- 2. MV_{REF} is expected to be equal to $0.5 \times GV_{DD}$, and to track GV_{DD} DC variations as measured at the receiver. Peak-to-peak noise on MV_{REF} may not exceed \pm 2% of the DC value.
- 3. V_{TT} is not applied directly to the device. It is the supply to which far end signal termination is made and is expected to be equal to MV_{REP} . This rail should track variations in the DC level of MV_{REP} .
- 4. Output leakage is measured with all outputs disabled, $0V \le V_{OUT} \le GV_{DD}$.

Table 6-2 provides the DDR capacitance when $GV_{DD}(typ) = 1.8V$.

Table 6-2. DDR2 SDRAM Capacitance for GV_{DD}(typ)=1.8V

Parameter/Condition	Symbol	Min	Max	Unit	Notes
Input/output capacitance: DQ, DQS, DQS	C _{IO}	6	8	pF	(1)
Delta input/output capacitance: DQ, DQS, DQS	C _{DIO}	_	0.5	pF	(1)

Note: 1. This parameter is sampled. $GV_{DD} = 1.8V \pm 0.090V$, f = 1 MHz, $T_A = 25$ °C, $V_{OUT} = GV_{DD}/2$, V_{OUT} (peak-to-peak) = 0.2V.

Table 6-3 provides the recommended operating conditions for the DDR SDRAM component(s) when $GV_{DD}(typ) = 2.5V$.

Table 6-3. DDR SDRAM DC Electrical Characteristics for GV_{DD} (typ) = 2.5V

Parameter/Condition	Symbol	Min	Max	Unit	Notes
I/O supply voltage	GV _{DD}	2.375	2.625	٧	(1)
I/O reference voltage	MV_REF	0.49 × GV _{DD}	$0.51 \times \text{GV}_{\text{DD}}$	V	(2)
I/O termination voltage	V _{TT}	MV _{REF} - 0.04	MV _{REF} + 0.04	V	(3)
Input high voltage	V _{IH}	MV _{REF} + 0.15	GV _{DD} + 0.3	V	
Input low voltage	V _{IL}	-0.3	MV _{REF} - 0.15	V	
Output leakage current	I _{OZ}	-50	50	μΑ	(4)
Output high current (V _{OUT} = 1.95V)	I _{OH}	-16.2	_	mA	
Output low current (V _{OUT} = 0.35V)	I _{OL}	16.2	-	mA	

Notes: 1. GV_{DD} is expected to be within 50 mV of the DRAM GV_{DD} at all times.

- 2. MV_{REF} is expected to be equal to $0.5 \times GV_{DD}$, and to track GV_{DD} DC variations as measured at the receiver.
 - Peak-to-peak noise on MV_{REF} may not exceed $\pm 2\%$ of the DC value.
- 3. V_{TT} is not applied directly to the device. It is the supply to which far end signal termination is made and is expected to be equal to MV_{REP} . This rail should track variations in the DC level of MV_{REP} .
- 4. Output leakage is measured with all outputs disabled, $0V \le V_{OUT} \le GV_{DD}$.

Table 6-4 provides the DDR capacitance when GV_{DD} (typ) = 2.5V

Table 6-4. DDR SDRAM Capacitance for GV_{DD} (typ) = 2.5V

Parameter/Condition	Symbol	Min	Max	Unit	Notes
Input/output capacitance: DQ, DQS	C _{IO}	6	8	pF	(1)
Delta input/output capacitance: DQ, DQS	C _{DIO}	_	0.5	pF	(1)

Note: 1. This parameter is sampled. $GV_{DD} = 2.5V \pm 0.125V$, f = 1 MHz, $T_A = 25^{\circ}$ C, $V_{OUT} = GV_{DD}/2$, V_{OUT} (peak-to-peak) = 0.2V.

Table 6-5 provides the current draw characteristics for MV_{REF}.

Table 6-5. Current Draw Characteristics for MV_{REF}

Parameter/Condition	Symbol	Min	Max	Unit	Note
Current draw for MV _{REF}	I _{MVREF}	_	500	μΑ	(1)

Note: 1. The voltage regulator for MV_{REF} must be able to supply up to 500 μ A current.

6.2 DDR SDRAM AC Electrical Characteristics

This section provides the AC electrical characteristics for the DDR SDRAM interface. The DDR controller supports both DDR1 and DDR2 memories. DDR1 is supported with the following AC timings at data rates of 333 MHz. DDR2 is supported with the following AC timings at data rates down to 333 MHz.

6.2.1 DDR SDRAM Input AC Timing Specifications

Table 6-6 provides the input AC timing specifications for the DDR SDRAM when $GV_{DD}(typ) = 1.8V$.

Table 6-6. DDR2 SDRAM Input AC Timing Specifications for 1.8V Interface (At Recommended Operating Conditions)

Parameter	Symbol	Min	Max	Unit
AC input low voltage	V _{IL}	-	MV _{REF} - 0.25	V
AC input high voltage	V _{IH}	MV _{REF} + 0.25		V

Table 6-7 provides the input AC timing specifications for the DDR SDRAM when $GV_{DD}(typ) = 2.5V$.

Table 6-7. DDR SDRAM Input AC Timing Specifications for 2.5V Interface (At Recommended Operating Conditions)

Parameter	Symbol	Min	Max	Unit
AC input low voltage	V _{IL}	-	MV _{REF} - 0.31	V
AC input high voltage	V _{IH}	MV _{REF} + 0.31		V

Table 6-8 provides the input AC timing specifications for the DDR SDRAM interface.

Table 6-8. DDR SDRAM Input AC Timing Specifications (At Recommended Operating Conditions)

Parameter	Symbol	Min	Max	Unit	Notes
Controller Skew for MDQS–MDQ/MECC	t _{CISKEW}			ps	(1)(2)
533 MHz		-300	300		
400 MHz		-365	365		
333 MHz		-390	390		

- Notes: 1. t_{CISKEW} represents the total amount of skew consumed by the controller between MDQS[n] and any corresponding bit that will be captured with MDQS[n]. This should be subtracted from the total timing budget.
 - 2. The amount of skew that can be tolerated from MDQS to a corresponding MDQ signal is called $t_{\mbox{\scriptsize DISKEW}}$ This can be determined by the following equation:
 - $t_{DISKEW} = \pm (T/4 abs(t_{CISKEW}))$ where T is the clock period and $abs(t_{CISKEW})$ is the absolute value of t_{CISKEW}.

6.2.2 **DDR SDRAM Output AC Timing Specifications**

DDR SDRAM Output AC Timing Specifications (At Recommended Operating Conditions) Table 6-9.

Parameter	Symbol ⁽¹⁾	Min	Max	Unit	Notes
MCK[n] cycle time, MCK[n]/MCK[n] crossing	t _{MCK}	3.75	10	ns	(2)
ADDR/CMD output setup with respect to MCK 533 MHz 400 MHz 333 MHz	t _{DDKHAS}	1.48 1.95 2.40	- - -	ns	(3)
ADDR/CMD output hold with respect to MCK 533 MHz 400 MHz 333 MHz	t _{odkhax}	1.48 1.95 2.40	- - -	ns	(3)
MCS[n] output setup with respect to MCK 533 MHz 400 MHz 333 MHz	t _{DDKHCS}	1.48 1.95 2.40	- - -	ns	(3)
MCS[n] output hold with respect to MCK 533 MHz 400 MHz 333 MHz	t _{DDKHCX}	1.48 1.95 2.40	- - -	ns	(3)
MCK to MDQS Skew	t _{DDKHMH}	-0.6	0.6	ns	(4)
MDQ/MECC/MDM output setup with respect to MDQS 533 MHz 400 MHz 333 MHz	t _{DDKHDS} , t _{DDKLDS}	538 700 900	- - -	ps	(5)
MDQ/MECC/MDM output hold with respect to MDQS 533 MHz 400 MHz 333 MHz	t _{DDKHDX} , t _{DDKLDX}	538 700 900	- - -	ps	(5)
MDQS preamble start	t _{DDKHMP}	$-0.5 \times t_{MCK} - 0.6$	-0.5 x t _{MCK} +0.6	ns	(6)
MDQS epilogue end	t _{DDKHME}	-0.6	0.6	ns	(6)

- Notes: 1. The symbols used for timing specifications follow the pattern of $t_{\text{(first two letters of functional block)(signal)(state) (reference)(state)}}$ tor inputs and $t_{\text{(first two letters of functional block)(reference)(state)(signal)(state)}}$ for outputs. Output hold time can be read as DDR timing (DD) from the rising or falling edge of the reference clock (KH or KL) until the output went invalid (AX or DX). For example, t_{DDKHAS} symbolizes DDR timing (DD) for the time t_{MCK} memory clock reference (K) goes from the high (H) state until outputs (A) are setup (S) or output valid time. Also, t_{DDKLDX} symbolizes DDR timing (DD) for the time t_{MCK} memory clock reference (K) goes low (L) until data outputs (D) are invalid (X) or data output hold time.
 - 2. All MCK/MCK referenced measurements are made from the crossing of the two signals ±0.1V.
 - 3. ADDR/CMD includes all DDR SDRAM output signals except MCK/MCK, MCS, and MDQ/MECC/MDM/MDQS.
 - 4. Note that t_{DDKHMH} follows the symbol conventions described in note (1). For example, t_{DDKHMH} describes the DDR timing (DD) from the rising edge of the MCK[n] clock (KH) until the MDQS signal is valid (MH). t_{DDKHMH} can be modified through control of the MDQS override bits (called WR DATA DELAY) in the TIMING CFG 2 register. This will typically be set to the same delay as in DDR_SDRAM_CLK_CNTL[CLK_ADJUST]. The timing parameters listed in the table assume that these 2 parameters have been set to the same adjustment value. See the PC8548E PowerQUICC III Integrated Processor Reference Manual for a description and understanding of the timing modifications enabled by use of these bits.

- 5. Determined by maximum possible skew between a data strobe (MDQS) and any corresponding bit of data (MDQ), ECC (MECC), or data mask (MDM). The data strobe should be centered inside of the data eye at the pins of the microprocessor.
- 6. All outputs are referenced to the rising edge of MCK[n] at the pins of the microprocessor. Note that t_{DDKHMP} follows the symbol conventions described in note $^{(1)}$.

Note: For the ADDR/CMD setup and hold specifications in Table 6-9, it is assumed that the clock control register is set to adjust the memory clocks by 1/2 applied cycle.

Figure 6-1 shows the DDR SDRAM output timing for the MCK to MDQS skew measurement (t_{DDKHMH}).

Figure 6-1. Timing Diagram for t_{DDKHMH}





Figure 6-2 shows the DDR SDRAM output timing diagram.

DDR SDRAM Output Timing Diagram MCK[n] MCK[n] – ^tddkhas, ^tddkhcs $t_{\rm DDKHAX}, t_{\rm DDKHCX}$ NOOP ADDR/CMD Write A0 t_{DDKHMP} t_{DDKHMH} MDQS[n] ^tDDKHME ^tDDKHDS t_{DDKLDS} MDQ[x] **t**DDKLDX t_{DDKHDX}

Figure 6-2.

Figure 6-3 provides the AC test load for the DDR bus.

Figure 6-3. **DDR AC Test Load**



DUART 7.

This section describes the DC and AC electrical specifications for the DUART interface of the PC8548E.

DUART DC Electrical Characteristics 7.1

Table 7-1 provides the DC electrical characteristics for the DUART interface.

Table 7-1. **DUART DC Electrical Characteristics**

Parameter	Symbol	Min	Max	Unit
High-level input voltage	V _{IH}	2	OV _{DD} + 0.3	V
Low-level input voltage	V _{IL}	-0.3	0.8	V
Input current $(V_{IN}^{(1)} = 0V \text{ or } V_{IN} = V_{DD})$	I _{IN}	-	±5	μΑ
High-level output voltage (OV $_{DD}$ = mn, I $_{OH}$ = -100 μ A)	V _{OH}	OV _{DD} - 0.2	-	V
Low-level output voltage (OV _{DD} = min, I_{OL} = 100 μ A)	V _{OL}	_	0.2	V

1. Note that the symbol V_{IN} , in this case, represents the OV_{IN} symbol referenced in Table 2-1 and Table Note:

7.2 **DUART AC Electrical Specifications**

Table 7-2 provides the AC timing parameters for the DUART interface.

Table 7-2. DUART AC Timing specifications

Parameter	Value	Unit	Notes
Minimum baud rate	f _{CCB} /1,048,576	baud	(1)(2)
Maximum baud rate	f _{CCB} clock/16	baud	(1)(2)(3)
Oversample rate	16	-	(1)(4)

- Notes: 1. Guaranteed by design.
 - 2. f_{CCB} refers to the internal platform clock.
 - 3. Actual attainable baud rate will be limited by the latency of interrupt processing.
 - 4. The middle of a start bit is detected as the 8th sampled 0 after the 1-to-0 transition of the start bit. Subsequent bit values are sampled each 16th sample.

8. ETHERNET: ENHANCED THREE-SPEED ETHERNET (ETSEC), MII MANAGEMENT

This section provides the AC and DC electrical characteristics for enhanced three-speed and MII management.

8.1 **Enhanced Three-Speed Ethernet Controller (eTSEC)** (10/100/1Gb Mbps) - GMII/MII/TBI/ RGMII/RTBI/RMII Electrical Characteristics

The electrical characteristics specified here apply to all gigabit media independent interface (GMII), media independent interface (MII), ten-bit interface (TBI), reduced gigabit media independent interface (RGMII), reduced ten-bit interface (RTBI), and reduced media independent interface (RMII) signals except management data input/output (MDIO) and management data clock (MDC). The RGMII and RTBI interfaces are defined for 2.5V, while the GMII, MII and TBI interfaces can be operated at 3.3 or 2.5V. The GMII, MII, or TBI interface timing is compliant with the IEEE Std. 802.3. The RGMII and RTBI interfaces follow the Reduced Gigabit Media-Independent Interface (RGMII) Specification Version 1.3 (12/10/2000). The RMII interface follows the RMII Consortium RMII Specification Version 1.2 (3/20/1998). The electrical characteristics for MDIO and MDC are specified in Section 9. "Ethernet Management Interface Electrical Characteristics" on page 39.

8.1.1 **eTSEC DC Electrical Characteristics**

All GMII, MII, TBI, RGMII, RMII and RTBI drivers and receivers comply with the DC parametric attributes specified in Table 8-1 and Table 8-2. The RGMII and RTBI signals are based on a 2.5V CMOS interface voltage as defined by JEDEC EIA/JESD8-5.

Table 8-1. GMII, MII, RMII, and TBI DC Electrical Characteristics

Parameter	Symbol	Min	Max	Unit	Notes
Supply voltage 3.3V	LV _{DD} TV _{DD}	3.13	3.47	V	(1)(2)
Output high voltage (LV _{DD} /TV _{DD} = Min, I _{OH} = -4.0 mA)	V _{OH}	2.40	$LV_{DD}/TV_{DD} + 0.3$	V	
Output low voltage (LV _{DD} /TV _{DD} = Min, I _{OL} = 4.0 mA)	V _{OL}	GND	0.50	V	
Input high voltage	V _{IH}	2.0	$LV_{DD}/TV_{DD} + 0.3$	V	
Input low voltage	V _{IL}	-0.3	0.90	V	
Input high current $(V_{IN} = LV_{DD}, V_{IN} = TV_{DD})$	I _{IH}	-	40	μΑ	(1)(2)(3)
Input low current (V _{IN} = GND)	I _{IL}	-600	-	μΑ	(3)

- Notes: 1. LV_{DD} supports eTSECs 1 and 2.
 - 2. TV_{DD} supports eTSECs 3 and 4.
 - 3. The symbol V_{IN} , in this case, represents the LV_{IN} and TV_{IN} symbols referenced in Table 2-1 and Table 2-2.

Table 8-2. GMII, MII, RMII, TBI, RGMII, RTBI, and FIFO DC Electrical Characteristics

Parameter	Symbol	Min	Max	Unit	Notes
Supply voltage 2.5V	LV _{DD} /TV _{DD}	2.37	2.63	٧	(1)(2)
Output high voltage $(LV_{DD}/TV_{DD} = Min, I_{OH} = -1.0 mA)$	V _{OH}	2	LV _{DD} /TV _{DD} + 0.3	V	
Output low voltage $(LV_{DD}/TV_{DD} = Min, I_{OL} = 1.0 mA)$	V _{OL}	GND - 0.3	0.40	V	
Input high voltage	V _{IH}	1.70	$LV_{DD}/TV_{DD} + 0.3$	V	
Input low voltage	V _{IL}	-0.3	0.90	٧	
Input high current (V _{IN} = LV _{DD} , V _{IN} = TV _{DD})	I _{IH}	-	10	μΑ	(1)(2)(3)
Input low current (V _{IN} = GND)	I _{IL}	-15	-	μΑ	(3)

- Notes: 1. LV_{DD} supports eTSECs 1 and 2.
 - 2. TV_{DD} supports eTSECs 3 and 4.
 - 3. The symbol V_{IN} , in this case, represents the LV_{IN} and TV_{IN} symbols referenced in Table 2-1 and Table 2-1

8.2 FIFO, GMII, MII, TBI, RGMII, RMII, and RTBI AC Timing Specifications

The AC timing specifications for FIFO, GMII, MII, TBI, RGMII, RMII and RTBI are presented in this section.

8.2.1 FIFO AC Specifications

The basis for the AC specifications for the eTSEC's FIFO modes is the double data rate RGMII and RTBI specifications, since they have similar performance and are described in a source-synchronous fashion like FIFO modes. However, the FIFO interface provides deliberate skew between the transmitted data and source clock in GMII fashion.

When the eTSEC is configured for FIFO modes, all clocks are supplied from external sources to the relevant eTSEC interface. That is, the transmit clock must be applied to the eTSECn's TSECn_TX_CLK, while the receive clock must be applied to pin TSECn_RX_CLK. The eTSEC internally uses the transmit clock to synchronously generate transmit data and outputs an echoed copy of the transmit clock back out onto the TSECn_GTX_CLK pin (while transmit data appears on TSECn_TXD[7:0], for example). It is intended that external receivers capture eTSEC transmit data using the clock on TSECn_GTX_CLK as a source- synchronous timing reference. Typically, the clock edge that launched the data can be used, since the clock is delayed by the eTSEC to allow acceptable set-up margin at the receiver. Note that there is relationship between the maximum FIFO speed and the platform speed. For more information see Section 4.5 "Platform to FIFO restrictions" on page 17.

A summary of the FIFO AC specifications appears in Table 2-2 and Table 8-4.

Table 8-3. FIFO Mode Transmit AC Timing Specification

Parameter/Condition	Symbol	Min	Тур	Max	Unit
TX_CLK, GTX_CLK clock period	t _{FIT}	5.3	8.0	100	ns
TX_CLK, GTX_CLK duty cycle	t _{FITH/} t _{FIT}	45	50	55	%
TX_CLK, GTX_CLK peak-to-peak jitter	t _{FITJ}	-	-	250	ps
Rise time TX_CLK (20%–80%)	t _{FITR}	-	-	0.75	ns
Fall time TX_CLK (80%–20%)	t _{FITF}	_	-	0.75	ns
FIFO data TXD[7:0], TX_ER, TX_EN setup time to GTX_CLK	t _{FITDV}	2.0	_	-	ns
GTX_CLK to FIFO data TXD[7:0], TX_ER, TX_EN hold time	t _{FITDX}	0.50	-	3.0	ns

Table 8-4. FIFO Mode Receive AC Timing Specification

Parameter/Condition	Symbol	Min	Тур	Max	Unit
RX_CLK clock period	t _{FIR}	5.3	8.0	100	ns
RX_CLK duty cycle	t _{FIRH} /t _{FIR}	45	50	55	%
RX_CLK peak-to-peak jitter	t _{FIRJ}	-	-	250	ps
Rise time RX_CLK (20%–80%)	t _{FIRR}	_	_	0.75	ns
Fall time RX_CLK (80%–20%)	t _{FIRF}	-	-	0.75	ns
RXD[7:0], RX_DV, RX_ER setup time to RX_CLK	t _{FIRDV}	1.5	-	_	ns
RXD[7:0], RX_DV, RX_ER hold time to RX_CLK	t _{FIRDX}	0.5	-	_	ns

Note: 1. The minimum cycle period of the TX_CLK and RX_CLK is dependent on the maximum platform frequency of t he speed bins the part belongs to as well as the FIFO mode under operation. Refer to Section 4.5 "Platform to FIFO restrictions" on page 17.

Timing diagrams for FIFO appear in Figure 8-1 and Figure 8-2.

Figure 8-1. FIFO Transmit AC Timing Diagram





Figure 8-2. FIFO Receive AC Timing Diagram



8.2.2 GMII AC Timing Specifications

This section describes the GMII transmit and receive AC timing specifications.

8.2.2.1 GMII Transmit AC Timing Specifications

Table 8-5 provides the GMII transmit AC timing specifications.


Table 8-5. GMII Transmit AC Timing Specifications

Parameter/Condition	Symbol ⁽¹⁾	Min	Тур	Max	Unit
GMII data TXD[7:0], TX_ER, TX_EN setup time	t _{GTKHDV}	2.5	ı	ı	ns
GTX_CLK to GMII data TXD[7:0], TX_ER, TX_EN delay	t _{GTKHDX}	0.5	-	5.0	ns
GTX_CLK data clock rise time (20%–80%)	t _{GTXR} ⁽²⁾	-	-	1.0	ns
GTX_CLK data clock fall time (80%–20%)	t _{GTXF} ⁽²⁾	-	-	1.0	ns

Notes: 1. The symbols used for timing specifications herein follow the pattern $t_{(first\ two\ letters\ of\ functional\ block)(signal)(state)}$ for inputs and $t_{(first\ two\ letters\ of\ functional\ block)(reference)(state)(signal)(state)}$ for outputs. For example, t_{GTKHDV} symbolizes GMII transmit timing (GT) with respect to the t_{GTX} clock reference (K) going to the high state (H) relative to the time date input signals (D) reaching the valid state (V) to state or setup time. Also, t_{GTKHDX} symbolizes GMII transmit timing (GT) with respect to the t_{GTX} clock reference (K) going to the high state (H) relative to the time date input signals (D) going invalid (X) or hold time. Note that, in general, the clock reference symbol representation is based on three letters representing the clock of a particular functional. For example, the subscript of t_{GTX} represents the GMII(G) transmit (TX) clock. For rise and fall times, the latter convention is used with the appropriate letter: R (rise) or F (fall).

Figure 8-3 shows the GMII transmit AC timing diagram.

Figure 8-3. GMII Transmit AC Timing Diagram



8.2.2.2 GMII Receive AC Timing Specifications

Table 8-6 provides the GMII receive AC timing specifications..

Table 8-6. GMII Receive AC Timing Specifications

Parameter/Condition	Symbol ⁽¹⁾	Min	Тур	Max	Unit
RX_CLK clock period	t _{GRX}	-	8.0	-	ns
RX_CLK duty cycle	t _{GRXH} /t _{GRX}	35	-	75	ns
RXD[7:0], RX_DV, RX_ER setup time to RX_CLK	t _{GRDVKH}	2.0	-	-	ns
RXD[7:0], RX_DV, RX_ER hold time to RX_CLK	t _{GRDXKH}	0	-	-	ns
RX_CLK clock rise (20%–80%)	t _{GRXR} ⁽²⁾	-	-	1.0	ns
RX_CLK clock fall time (80%–20%)	t _{GRXF} ⁽²⁾			1.0	ns

- 1. The symbols used for timing specifications herein follow the pattern of t_{(first two letters of functional block)(signal)(state)} for inputs and t_{(first two letters of functional block)(reference)(state)(signal)(state)} for outputs. For example, t_{GRDVKH} symbolizes GMII receive timing (GR) with respect to the time data input signals (D) reaching the valid state (V) relative to the t_{RX} clock reference (K) going to the high state (H) or setup time. Also, t_{GRDXKL} symbolizes GMII receive timing (GR) with respect to the time data input signals (D) went invalid (X) relative to the t_{GRX} clock reference (K) going to the low (L) state or hold time. Note that, in general, the clock reference symbol representation is based on three letters representing the clock of a particular functional. For example, the subscript of t_{GRX} represents the GMII (G) receive (RX) clock. For rise and fall times, the latter convention is used with the appropriate letter: R (rise) or F (fall).
 - 2. Guaranteed by design.

Figure 8-4 provides the AC test load for eTSEC.

Figure 8-4. eTSEC AC Test Load





Figure 8-5 shows the GMII receive AC timing diagram.

Figure 8-5. GMII Receive AC Timing Diagram



8.2.3 MII AC Timing Specifications

This section describes the MII transmit and receive AC timing specifications.

8.2.3.1 MII Receive AC Timing Specifications

Table 8-7 provides the MII transmit AC timing specifications.


Table 8-7. MII Transmit AC Timing Specifications

Parameter/Condition	Symbol ⁽¹⁾	Min	Тур	Max	Unit
TX_CLK clock period 10 Mbps	t _{MTX} ⁽²⁾	_	400	_	ns
TX_CLK clock period 100 Mbps	t _{MTX}	_	40	_	ns
TX_CLK duty cycle	t _{MTXH} /t _{MTX}	35	-	65	%
TX_CLK to MII data TXD[3:0], TX_ER, TX_EN delay	t _{MTKHDX}	1.0	5	15	ns
TX_CLK data clock rise (20%–80%)	t _{MTXR} ⁽²⁾	1.0	-	4	ns
TX_CLK data clock fall (80%–20%)	t _{MTXF} ⁽²⁾	1.0	-	4	ns

Notes: 1. The symbols used for timing specifications herein follow the pattern of t_{(first two letters of functional block)(signal)(state)} (reference)(state) for inputs and t_{(first two letters of functional block)(reference)(state)(signal)(state)} for outputs. For example, t_{MTKHDX} symbolizes MII transmit timing (MT) for the time t_{MTX} clock reference (K) going high (H) until data outputs (D) are invalid (X). Note that, in general, the clock reference symbol representation is based on two to three letters representing the clock of a particular functional. For example, the subscript of t_{MTX} represents the MII(M) transmit (TX) clock. For rise and fall times, the latter convention is used with the appropriate letter: R (rise) or F (fall).

Figure 8-6 shows the MII transmit AC timing diagram.

Figure 8-6. MII Transmit AC Timing Diagram



8.2.3.2 MII Receive AC Timing Specifications

Table 8-8 provides the MII receive AC timing specifications.

Table 8-8. MII Transmit AC Timing Specifications

Parameter/Condition	Symbol ⁽¹⁾	Min	Тур	Max	Unit
RX_CLK clock period 10 Mbps	t _{MRX} ⁽²⁾	ı	400	ı	ns
RX_CLK clock period 100 Mbps	t _{MRX}	-	40	_	ns
RX_CLK duty cycle	t _{MRXH} /t _{MRX}	35	_	65	%
RXD[3:0], RX_DV, RX_ER setup time to RX_CLK	t _{MRDVKH}	10	-	_	ns
RXD[3:0], RX_DV, RX_ER hold time to RX_CLK	t _{MRDXKH}	10	-	_	ns
RX_CLK clock rise (20%–80%)	t _{MRXR} ⁽²⁾	1.0	_	4	ns
RX_CLK clock fall time (80%–20%)	t _{MRXF} ⁽²⁾	1.0	_	4	ns

Notes: 1. The symbols used for timing specifications herein follow the pattern of t_{(first two letters of functional block)(signal)(state)} (reference)(state) for inputs and t_(first two letters of functional block)(reference)(state)(signal)(state)</sub> for outputs. For example, t_{MRDVKH} symbolizes MII receive timing (MR) with respect to the time data input signals (D) reach the valid state (V) relative to the t_{MRX} clock reference (K) going to the high (H) state or setup time. Also, t_{MRDXKL} symbolizes MII receive timing (GR) with respect to the time data input signals (D) went invalid (X) relative to the t_{MRX} clock reference (K) going to the low (L) state or hold time. Note that, in general, the clock reference symbol representation is based on three letters representing the clock of a particular functional.

For example, the subscript of t_{MRX} represents the MII (M) receive (RX) clock. For rise and fall times, the latter convention is used with the appropriate letter: R (rise) or F (fall).

Figure 8-7 provides the AC test load for eTSEC.

Figure 8-7. eTSEC AC Test Load





Figure 8-8 shows the MII receive AC timing diagram.

Figure 8-8. MII Receive AC Timing Diagram



8.2.4 TBI AC Timing Specifications

This section describes the TBI transmit and receive AC timing specifications.

8.2.4.1 TBI Transmit AC Timing Specifications

Table 8-9 provides the TBI transmit AC timing specifications.


Table 8-9. TBI Transmit AC Timing Specifications

Parameter/Condition	Symbol ⁽¹⁾	Min	Тур	Max	Unit
TCG[9:0] setup time GTX_CLK going high	t _{TTKHDV}	2.0	ı	ı	ns
TCG[9:0] hold time from GTX_CLK going high	t _{TTKHDX}	1.0	-	-	ns
GTX_CLK rise (20%–80%)	t _{TTXR} ⁽²⁾	-	-	1.0	ns
GTX_CLK fall time (80%–20%)	t _{TTXF} ⁽²⁾	-	ı	1.0	ns

Notes: 1. The symbols used for timing specifications herein follow the pattern of t_(first two letters of functional block)(reference)(state) for inputs and t_(first two letters of functional block)(reference)(state)(signal)(state) for outputs. For example, t_{TTKHDV} symbolizes the TBI transmit timing (TT) with respect to the time from t_{TTX} (K) going high (H) until the referenced data signals (D) reach the valid state (V) or setup time. Also, t_{TTKHDX} symbolizes the TBI transmit timing (TT) with respect to the time from t_{TTX} (K) going high (H) until the referenced data signals (D) reach the invalid state (X) or hold time. Note that, in general, the clock reference symbol representation is based on three letters representing the clock of a particular functional. For example, the subscript of t_{TTX} represents the TBI (T) transmit (TX) clock. For rise and fall times, the latter convention is used with the appropriate letter: R (rise) or F (fall).

Figure 8-9 shows the TBI transmit AC timing diagram.

Figure 8-9. TBI Transmit AC Timing Diagram



8.2.4.2 TBI Receive AC Timing Specifications

Table 8-10 provides the TBI receive AC timing specifications.


Table 8-10. TBI Receive AC Timing Specifications

Parameter/Condition	Symbol ⁽¹⁾	Min	Тур	Max	Unit
TSECn_RX_CLK[0:1] clock period	t _{TRX}	-	16.0	-	ns
TSECn_RX_CLK[0:1] skew	t _{SKTRX}	7.5	_	8.5	ns
TSECn_RX_CLK[0:1] duty cycle	$t_{TRXH/}t_{TRX}$	40	-	60	%
RCG[9:0] setup time to rising TSECn_RX_CLK	t _{TRDVKH}	2.5	-	_	ns
RCG[9:0] hold time to rising TSECn_RX_CLK	t _{TRDXKH}	1.5	-	_	ns
TSECn_RX_CLK[0:1] clock rise time (20%–80%)	t _{TRXR} ⁽²⁾	0.7	_	2.4	ns
TSECn_RX_CLK[0:1] clock fall time (80%–20%)	t _{TRXF} ⁽²⁾	0.7	_	2.4	ns

- Notes: 1. The symbols used for timing specifications herein follow the pattern of t_{(first two letters of functional block)(signal)(state)} for outputs. For example, t_{TRDVKH} symbolizes TBI receive timing (TR) with respect to the time data input signals (D) reach the valid state (V) relative to the t_{TRX} clock reference (K) going to the high (H) state or setup time. Also, t_{TRDXKH} symbolizes TBI receive timing (TR) with respect to the time data input signals (D) went invalid (X) relative to the t_{TRX} clock reference (K) going to the high (H) state. Note that, in general, the clock reference symbol representation is based on three letters representing the clock of a particular functional. For example, the subscript of t_{TRX} represents the TBI (T) receive (RX) clock. For rise and fall times, the latter convention is used with the appropriate letter: R (rise) or F (fall). For symbols representing skews, the subscript is skew (SK) followed by the clock that is being skewed (TRX).
 - 2. Guaranteed by design.

Figure 8-10 shows the TBI receive AC timing diagram.

Figure 8-10. TBI Receive AC Timing Diagram



8.2.5 TBI Single-Clock Mode AC Specifications

When the eTSEC is configured for TBI modes, all clocks are supplied from external sources to the relevant eTSEC interface. In single-clock TBI mode, when TBICON[CLKSEL] = 1, a 125 MHz TBI receive clock is supplied on the TSECn_RX_CLK pin (no receive clock is used on TSECn_TX_CLK in this mode, whereas for the dual-clock mode this is the PMA1 receive clock). The 125 MHz transmit clock is applied on the TSEC_GTX_CLK125 pin in all TBI modes.


A summary of the single-clock TBI mode AC specifications for receive appears in Table 8-11.

 Table 8-11.
 TBI single-clock Mode Receive AC Timing Specification

Parameter/Condition	Symbol	Min	Тур	Max	Unit
RX_CLK clock period	t _{TRRX}	7.5	8.0	8.5	ns
RX_CLK duty cycle	t _{TRRH/TRRX}	40	50	60	%
RX_CLK peak-to-peak jitter	t _{TRRJ}	_	_	250	ps
Rise time RX_CLK (20%–80%)	t _{TRRR}	_	_	1.0	ns
Fall time RX_CLK (80%–20%)	t _{TRRF}	_	_	1.0	ns
RCG[9:0] setup time to RX_CLK rising edge	t _{TRRDVKH}	2.0	_	_	ns
RCG[9:0] hold time to RX_CLK rising edge	t _{TRRDXKH}	1.0	_	_	ns

A timing diagram for TBI receive appears in Figure 8-11.

Figure 8-11. TBI Single-Clock Mode Receive AC Timing Diagram



8.2.6 **RGMII and RTBI AC Timing Specifications**

Table 8-12 presents the RGMII and RTBI AC timing specifications.

Table 8-12. **RGMII** and RTBI AC Timing Specifications

Parameter/Condition	Symbol ⁽¹⁾	Min	Тур	Max	Unit
Data to clock output skew (at transmitter)	t _{SKRGT} ⁽⁵⁾	-500 ⁽⁶⁾	0	500 ⁽⁶⁾	ps
Data to clock input skew (at receiver) ⁽²⁾	t _{skrgt}	1.0	ı	2.8	ns
Clock period ⁽³⁾	t _{RGT} ⁽⁵⁾	7.2	8	8.8	ns
Duty cycle for 10BASE-T and 100BASE-TX ⁽³⁾⁽⁴⁾	t _{RGTH} /t _{RGT} ⁽⁵⁾	40	50	60	%
Rise time (20%–80%)	t _{RGTR} ⁽⁵⁾	-	_	0.75	ns
Fall time (20%–80%)	t _{RGTF} ⁽⁵⁾	_	-	0.75	ns

- Notes: 1. Note that, in general, the clock reference symbol representation for this section is based on the symbols RGT to represent RGMII and RTBI timing. For example, the subscript of t_{RGT} represents the TBI (T) receive (RX) clock. Note also that the notation for rise (R) and fall (F) times follows the clock symbol that is being represented. For symbols representing skews, the subscript is skew (SK) followed by the clock that is being skewed (RGT).
 - 2. This implies that PC board design will require clocks to be routed such that an additional trace delay of greater than 1.5 ns will be added to the associated clock signal.
 - 3. For 10 and 100 Mbps, t_{RGT} scales to 400 ns \pm 40 ns and 40 ns \pm 4 ns, respectively.
 - 4. Duty cycle may be stretched/shrunk during speed changes or while transitioning to a received packet's clock domains as long as the minimum duty cycle is not violated and stretching occurs for no more than three t_{RGT} of the lowest speed transitioned between.
 - 5. Guaranteed by characterization.
 - 6. In rev 1.0 silicon, due to errata, t_{SKRGT} is –650 ps (Min) and 650 ps (Max). Please refer to "eTSEC 10" in the device errata document.

Figure 8-12 shows the RGMII and RTBI AC timing and multiplexing diagrams.

t_{RGTH} GTX_CLK (At Transmitter) t_{SKRGT} TXD[8:5][3:0] TXD[8:5] TXD[3:0] TXD[7:4][3:0] TXD[4] TXD[9] TX_CTL TXEN **TXERR** t_{SKRGT} TX_CLK (At PHY) RXD[8:5][3:0] RXD[8:5 RXD[3:0] RXD[7:4][3:0] t_{SKRGT} RXD[4] RXD[9] RX_CTL RXDV RXEŘŘ t_{SKRGT} RX_CLK (At PHY)

Figure 8-12. RGMII and RTBI AC Timing and Multiplexing Diagrams

8.2.7 RMII AC Timing Specifications

This section describes the RMII transmit and receive AC timing specifications.

8.2.7.1 RMII Transmit AC Timing Specifications

The RMII transmit AC timing specifications are in Table 8-13.

 Table 8-13.
 RMII Transmit AC Timing Specifications


Parameter/Condition	Symbol ⁽¹⁾	Min	Тур	Max	Unit
TSECn_TX_CLK clock period	t _{RMT}	15.0	20.0	25.0	ns
TSECn_TX_CLK duty cycle	t _{RMTH}	35	50	65	%
TSECn_TX_CLK peak-to-peak jitter	t _{RMTJ}	-	_	250	ps
Rise time TSECn_TX_CLK (20%–80%)	t _{RMTR}	1.0	-	2.0	ns
Fall time TSECn_TX_CLK (80%–20%)	t _{RMTF}	1.0	-	2.0	ns
TSECn_TX_CLK to RMII data TXD[1:0], TX_EN delay	t _{RMTDX}	1.0	_	10	ns

Note:

1. The symbols used for timing specifications herein follow the pattern of t_{(first two letters of functional block)(signal)(state)} (reference)(state) for inputs and t_{(first two letters of functional block)(reference)(state)(signal)(state)} for outputs. For example, t_{MTKHDX} symbolizes MII transmit timing (MT) for the time t_{MTX} clock reference (K) going high (H) until data outputs (D) are invalid (X). Note that, in general, the clock reference symbol representation is based on two to three letters representing the clock of a particular functional. For example, the subscript of t_{MTX} represents the MII(M) transmit (TX) clock. For rise and fall times, the latter convention is used with the appropriate letter: R (rise) or F (fall).

Figure 8-13 shows the RMII transmit AC timing diagram.

Figure 8-13. RMII Transmit AC Timing Diagram



8.2.7.2 RMII Receive AC Timing Specifications

Table 8-14. RMII Receive AC Timing Specifications (At Recommended Operating Conditions with LV_{DD} of 3.3V \pm 5%)

Parameter/Condition	Symbol ⁽¹⁾	Min	Тур	Max	Unit
TSECn_TX_CLK clock period	t _{RMR}	15.0	20.0	25.0	ns
TSECn_TX_CLK duty cycle	t _{RMRH}	35	50	65	%
TSECn_TX_CLK peak-to-peak jitter	t _{RMRJ}	-	_	250	ps
Rise time TSECn_TX_CLK (20%–80%)	t _{RMRR}	1.0	_	2.0	ns
Fall time TSECn_TX_CLK (80%–20%)	t _{RMRF}	1.0	_	2.0	ns
RXD[1:0], CRS_DV, RX_ER setup time to TSECn_TX_CLK rising edge	t _{RMRDV}	4.0	_	_	ns
RXD[1:0], CRS_DV, RX_ER hold time to TSECn_TX_CLK rising edge	t _{RMRDX}	2.0	_	-	ns

1. The symbols used for timing specificationsherein follow the pattern of t_{(first two letters of functional block)(signal)(state)} (reference)(state) for inputs and t_{(first two letters of functional block)(reference)(state)(signal)(state)} for outputs. For example, t_{MRDVKH} symbolizes MII receive timing (MR) with respect to the time data input signals (D) reach the valid state (V) relative to the t_{MRX} clock reference (K) going to the high (H) state or setup time. Also, t_{MRDXKL} symbolizes MII receive timing (GR) with respect to the time data input signals (D) went invalid (X) relative to the t_{MRX} clock reference (K) going to the low (L) state or hold time. Note that, in general, the clock reference symbol representation is based on three letters representing the clock of a particular functional. For example, the subscript of t_{MRX} represents the MII (M) receive (RX) clock. For rise and fall times, the latter convention is used with the appropriate letter: R (rise) or F (fall).

Figure 8-14 provides the AC test load for eTSEC.

Figure 8-14. eTSEC AC Test Load





Figure 8-15 shows the RMII receive AC timing diagram.

Figure 8-15. RMII Receive AC Timing Diagram



9. ETHERNET MANAGEMENT INTERFACE ELECTRICAL CHARACTERISTICS

The electrical characteristics specified here apply to MII management interface signals MDIO (management data input/output) and MDC (management data clock). The electrical characteristics for GMII, RGMII, RMII, TBI and RTBI are specified in Section 8. "Ethernet: Enhanced Three-Speed Ethernet (eTSEC), MII Management" on page 25.

9.1 MII Management DC Electrical Characteristics

The MDC and MDIO are defined to operate at a supply voltage of 3.3V. The DC electrical characteristics for MDIO and MDC are provided in Table 9-1.

Table 9-1. MII Management DC Electrical Characteristics

Parameter	Symbol	Min	Max	Unit
Supply voltage (3.3V)	OV_DD	3.13	3.47	V
Output high voltage (OV _{DD} = Min, $I_{OH} = -1 \text{ mA}$)	V _{OH}	2.10	OV _{DD} + 0.3	V
Output low voltage (OV _{DD} = Min, I _{OL} = 1 mA)	V _{OL}	GND	0.50	V
Input high voltage	V _{IH}	2.0	-	V
Input low voltage	V_{IL}	-	0.90	V
Input high current (OV _{DD} = Max, $V_{IN}^{(1)}$ = 2.1V)	I _{IH}	ı	40	μΑ
Input low current (OV _{DD} = Max, V _{IN} = 0.5V)	I _{IL}	-600	-	μΑ

Note: 1. Note that the symbol V_{IN}, in this case, represents the OV_{IN} symbol referenced in Table 2-1 and Table 2-2.

PC8548F

9.2 **MII Management AC Electrical Specifications**

Table 9-2 provides the MII management AC timing specifications.

Table 9-2. MII Management AC Timing Specifications (At Recommended Operating Conditions with OV_{DD} is 3.3V ± 5%)

				00		
Parameter/Condition	Symbol ⁽¹⁾	Min	Тур	Max	Unit	Notes
MDC frequency	f _{MDC}	0.72	2.5	8.3	MHz	(2)(3)(4)
MDC period	t _{MDC}	120.5	_	1389	ns	_
MDC clock pulse width high	t _{MDCH}	32	_	_	ns	_
MDC to MDIO valid	t _{MDKHDV}	16 × t _{CCB}	_	_	ns	(5)
MDC to MDIO delay	t _{MDKHDX}	$(16 \times t_{CCB} \times 8) -3$	_	(16 × t _{CCB} × 8) +3	ns	(5)
MDIO to MDC setup time	t _{MDDVKH}	5	_	_	ns	_
MDIO to MDC hold time	t _{MDDXKH}	0	_	_	ns	_
MDC rise time	t _{MDCR}	_	_	10	ns	(4)
MDC fall time	t _{MDHF}	_	_	10	ns	(4)

- Notes: 1. The symbols used for timing specifications follow the pattern of $t_{(first\ two\ letters\ of\ functional\ block)(signal)(state)(reference)(state)}$ for inputs and $t_{\text{(first two letters of functional block)(reference)(state)(signal)(state)}}$ for outputs. For example, t_{MDKHDX} symbolizes management data timing (MD) for the time t_{MDC} from clock reference (K) high (H) until data outputs (D) are invalid (X) or data hold time. Also, t_{MDDVKH} symbolizes management data timing (MD) with respect to the time data input signals (D) reach the valid state (V) relative to the t_{MDC} clock reference (K) going to the high (H) state or setup time. For rise and fall times, the latter convention is used with the appropriate letter: R (rise) or F (fall).
 - 2. This parameter is dependent on the eTSEC system clock speed, which is half of the Platform Frequency (f_{CCB}). The actual ECn_MDC output clock frequency for a specific eTSEC port can be programmed by configuring the MgmtClk bit field of PC8548E's MIIMCFG register, based on the platform (CCB) clock running for the device. The formula is: Platform Frequency (CCB)/(2*Frequency Divider determined by MIICFG[MgmtClk] encoding selection). For example, if MIICFG[MgmtClk] = 000 and the platform (CCB) is currently running at 533 MHz, $f_{MDC} = 533/(2*4*8) = 533/64 = 8.3$ MHz. That is, for a system running at a particular platform frequency (f_{CCB}), the ECn_MDC output clock frequency can be programmed between maximum $f_{MDC} = f_{CCB}/64$ and minimum $f_{MDC} = f_{CCB}/448$. Refer to MPC8572E reference manual's MIIMCFG register section for more detail.
 - 3. The maximum ECn_MDC output clock frequency is defined based on the maximum platform frequency for PC8548E (533 MHz) divided by 64, while the minimum ECn MDC output clock frequency is defined based on the minimum platform frequency for PC8548E (333 MHz) divided by 448, following the formula described in Note (2) above.
 - 4. Guaranteed by design.
 - 5. t_{CCB} is the platform (CCB) clock period.

Figure 9-1 shows the MII management AC timing diagram.




Figure 9-1. MII Management Interface Timing Diagram

10. LOCAL BUS

This section describes the DC and AC electrical specifications for the local bus interface of the PC8548.

10.1 Local Bus DC Electrical Characteristics

Table 10-1 provides the DC electrical characteristics for the local bus interface operating at $BV_{DD} = 3.3V$ DC

Table 10-1. Local Bus DC Electrical Characteristics (3.3V DC)

Parameter	Symbol	Min	Max	Unit
High-level input voltage	V _{IH}	2	BV _{DD} + 0.3	V
Low-level input voltage	V _{IL}	-0.3	0.8	V
Input current $(V_{IN}^{(1)} = 0V \text{ or } V_{IN} = BV_{DD})$	I _{IN}	_	± 5	μΑ
High-level output voltage (BV _{DD} = min, $I_{OH} = -2$ mA)	V _{OH}	BV _{DD} - 0.2	_	V
Low-level output voltage (BV _{DD} = min, I _{OL} = 2 mA)	V _{OL}	-	0.2	V

Note: 1. Note that the symbol V_{IN}, in this case, represents the BV_{IN} symbol referenced in Table 2-1 and Table 2-2.

Table 10-2 provides the DC electrical characteristics for the local bus interface operating at BV_{DD} = 2.5V DC.

Table 10-2. Local Bus DC Electrical Characteristics (2.5V DC)

Parameter	Symbol	Min	Max	Unit
High-level input voltage	V _{IH}	1.70	BV _{DD} + 0.3	V
Low-level input voltage	V _{IL}	-0.3	0.7	V
	I _{IH}	_	10	μΑ
Input current $(V_{IN}^{(1)} = 0V \text{ or } V_{IN} = BV_{DD})$	I _{IL}		-15	
High-level output voltage (BV $_{DD}$ = min, I_{OH} = -1 mA)	V _{OH}	2.0	BV _{DD} + 0.3	V
Low-level output voltage (BV _{DD} = min, I _{OL} = 1 mA)	V _{OL}	GND - 0.3	0.4	V

Note: 1. Note that the symbol V_{IN} , in this case, represents the BV_{IN} symbol referenced in Table 2-1 and Table 2-2.

10.2 Local Bus AC Electrical Specifications

Table 10-3 describes the general timing parameters of the local bus interface at $BV_{DD} = 3.3V$ DC. For information about the frequency range of local bus see Section 20.1 "Clock Ranges" on page 99.

Table 10-3. Local Bus General Timing Parameters (BV_{DD} = 3.3V DC) – PLL Enabled

Parameter	Symbol ⁽¹⁾	Min	Max	Unit	Notes
Local bus cycle time	t _{LBK}	7.5	12	ns	(2)
Local bus duty cycle	t _{LBKH} /t _{LBK}	43	57	%	
LCLK[n] skew to LCLK[m] or LSYNC_OUT	t _{LBKSKEW}		150	ps	(7)(8)
Input setup to local bus clock (except LGTA/LUPWAIT)	t _{LBIVKH1}	1.8	_	ns	(3)(4)
LGTA/LUPWAIT input setup to local bus clock	t _{LBIVKH2}	1.7	_	ns	(3)(4)
Input hold from local bus clock (except LGTA/LUPWAIT)	t _{LBIXKH1}	1.0	_	ns	(3)(4)
LGTA/LUPWAIT input hold from local bus clock	t _{LBIXKH2}	1.0	_	ns	(3)(4)
LALE output transition to LAD/LDP output transition (LATCH setup and hold time)	t _{lBOTOT}	1.5	_	ns	(6)
Local bus clock to output valid (except LAD/LDP and LALE)	t _{LBKHOV1}	_	2.0	ns	
Local bus clock to data valid for LAD/LDP	t _{LBKHOV2}	_	2.2	ns	(3)
Local bus clock to address valid for LAD	t _{LBKHOV3}	_	2.3	ns	(3)
Local bus clock to LALE assertion	t _{LBKHOV4}		2.3	ns	(3)
Output hold from local bus clock (except LAD/LDP and LALE)	t _{LBKHOX1}	0.7	_	ns	(3)
Output hold from local bus clock for LAD/LDP	t _{LBKHOX2}	0.7	_	ns	(3)
Local bus clock to output high Impedance (except LAD/LDP and LALE)	t _{LBKHOZ1}	_	2.5	ns	(5)
Local bus clock to output high impedance for LAD/LDP	t _{LBKHOZ2}	_	2.5	ns	(5)

Notes: 1. The symbols used for timing specifications herein follow the pattern of t_{(first two letters of functional block)(signal)(state)} for inputs and t_{(first two letters of functional block)(reference)(state)(signal)(state)} for outputs. For example, t_{LBIXKH1} symbolizes local bus timing (LB) for the input (I) to go invalid (X) with respect to the time the t_{LBK} clock reference (K) goes high (H), in this case for clock one(1). Also, t_{LBKHOX} symbolizes local bus timing (LB) for the t_{LBK} clock reference (K) to go high (H), with respect to the output (O) going invalid (X) or output hold time.

- 2. All timings are in reference to LSYNC_IN for PLL enabled and internal local bus clock for PLL bypass mode.
- 3. All signals are measured from $BV_{DD}/2$ of the rising edge of LSYNC_IN for PLL enabled or internal local bus clock for PLL bypass mode to $0.4 \cdot BV_{DD}$ of the signal in question for 3.3V signaling levels.
- 4. Input timings are measured at the pin.
- 5. For purposes of active/float timing measurements, the Hi-Z or off state is defined to be when the total current delivered through the component pin is less than or equal to the leakage current specification.
- 6. t_{LBOTOT} is a measurement of the minimum time between the negation of LALE and any change in LAD. t_{LBOTOT} is programmed with the LBCR[AHD] parameter.
- 7. Maximum possible clock skew between a clock LCLK[m] and a relative clock LCLK[n]. Skew measured between complementary signals at BV_{DD}/2.
- 8. Guaranteed by design.

Table 10-4 describes the general timing parameters of the local bus interface at $BV_{DD} = 2.5V$ DC.

Table 10-4. Local Bus Timing Parameters (BV_{DD} = 2.5V): PLL Enabled


Parameter	Symbol ⁽¹⁾	Min	Max	Unit	Notes
Local bus cycle time	t _{LBK}	7.5	12	ns	(2)
Local bus duty cycle	t_{LBKH}/t_{LBK}	43	57	%	
LCLK[n] skew to LCLK[m] or LSYNC_OUT	t _{LBKSKEW}	-	150	ps	(7)(8)
Input setup to local bus clock (except LGTA/LUPWAIT)	t _{LBIVKH1}	1.9	-	ns	(3)(4)
LGTA/LUPWAIT input setup to local bus clock	t _{LBIVKH2}	1.8	-	ns	(3)(4)
Input hold from local bus clock (except LGTA/LUPWAIT)	t _{LBIXKH1}	1.1	-	ns	(3)(4)
LGTA/LUPWAIT input hold from local bus clock	t _{LBIXKH2}	1.1	-	ns	(3)(4)
LALE output transition to LAD/LDP output transition (LATCH hold time)	t _{LBOTOT}	1.5	-	ns	(6)
Local bus clock to output valid (except LAD/LDP and LALE)	t _{LBKHOV1}	-	2.1	ns	
Local bus clock to data valid for LAD/LDP	t _{LBKHOV2}	-	2.3	ns	(3)
Local bus clock to address valid for LAD	t _{LBKHOV3}	-	2.4	ns	(3)
Local bus clock to LALE assertion	t _{LBKHOV4}	-	2.4	ns	(3)
Output hold from local bus clock (except LAD/LDP and LALE)	t _{LBKHOX1}	0.8	-	ns	(3)
Output hold from local bus clock for LAD/LDP	t _{LBKHOX2}	0.8	-	ns	(3)
Local bus clock to output high Impedance (except LAD/LDP and LALE)	t _{LBKHOZ1}	_	2.6	ns	(5)
Local bus clock to output high impedance for LAD/LDP	t _{LBKHOZ2}	-	2.6	ns	(5)

Notes: 1. The symbols used for timing specifications herein follow the pattern of t_{(first two letters of functional block)(signal)(state)} for outputs. For example, t_{LBIXKH1} symbolizes local bus timing (LB) for the input (I) to go invalid (X) with respect to the time the t_{LBK} clock reference (K) goes high (H), in this case for clock one(1). Also, t_{LBKHOX} symbolizes local bus timing (LB) for the t_{LBK} clock reference (K) to go high (H), with respect to the output (O) going invalid (X) or output hold time.

- 2. All timings are in reference to LSYNC_IN for PLL enabled and internal local bus clock for PLL bypass mode.
- 3. All signals are measured from $BV_{DD}/2$ of the rising edge of LSYNC_IN for PLL enabled or internal local bus clock for PLL bypass mode to $0.4 \cdot BV_{DD}$ of the signal in question for 3.3V signaling levels.
- 4. Input timings are measured at the pin.
- 5. For purposes of active/float timing measurements, the Hi-Z or off state is defined to be when the total current delivered through the component pin is less than or equal to the leakage current specification.
- 6. t_{LBOTOT} is a measurement of the minimum time between the negation of LALE and any change in LAD. Figure 8-1 provides the AC test load for the local bus.
- 7. Maximum possible clock skew between a clock LCLK[m] and a relative clock LCLK[n]. Skew measured between complementary signals at BV_{DD}/2.
- 8. Guaranteed by design.

Figure 10-1 provides the AC test load for the local bus.

Figure 10-1. Local Bus AC Test Load



Note: PLL bypass mode is recommended when LBIU frequency is at or below 83 MHz. When LBIU operates above 83 MHz, LBIU PLL is recommended to be enabled.

Figure 10-2 to Figure 10-7 show the local bus signals.

Figure 10-2. Local Bus Signals, (PLL Enabled)




Table 10-5 describes the timing parameters of the local bus interface at $BV_{DD} = 3.3V$ with PLL disabled.

Table 10-5. Local Bus Timing Parameters: PLL Bypassed

Parameter	Symbol ⁽¹⁾	Min	Max	Unit	Notes
Local bus cycle time	t _{LBK}	12	-	ns	(2)
Local bus duty cycle	t _{LBKH} /t _{LBK}	43	57	%	
Internal launch/capture clock to LCLK delay	t _{LBKHKT}	2.3	4.4	ns	(8)
Input setup to local bus clock (except LGTA/LUPWAIT)	t _{LBIVKH1}	6.2	-	ns	(4)(5)
LGTA/LUPWAIT input setup to local bus clock	t _{LBIVKL2}	6.1	-	ns	(4)(5)
Input hold from local bus clock (except LGTA/LUPWAIT)	t _{LBIXKH1}	-1.8	-	ns	(4)(5)
LGTA/LUPWAIT input hold from local bus clock	t _{LBIXKL2}	-1.3	-	ns	(4)(5)
LALE output transition to LAD/LDP output transition (LATCH hold time)	t _{LBOTOT}	1.5	-	ns	(6)
Local bus clock to output valid (except LAD/LDP and LALE)	t _{LBKLOV1}	-	-0.3	ns	
Local bus clock to data valid for LAD/LDP	t _{LBKLOV2}	-	-0.1	ns	(4)
Local bus clock to address valid for LAD	t _{LBKLOV3}	-	0	ns	(4)
Output hold from local bus clock (except LAD/LDP and LALE)	t _{LBKLOX1}	-3.7	-	ns	(4)
Output hold from local bus clock for LAD/LDP	t _{LBKLOX2}	-3.7	-	ns	(4)
Local bus clock to output high Impedance (except LAD/LDP and LALE)	t _{LBKLOZ1}	-	0.2	ns	(7)
Local bus clock to output high impedance for LAD/LDP	t _{LBKLOZ2}	-	0.2	ns	(7)


Notes: 1. The symbols used for timing specifications herein follow the pattern of t_{(first two letters of functional block)(signal)(state)} (reference)(state) for inputs and t_(first two letters of functional block)(reference)(state)(signal)(state)</sub> for outputs. For example, t_{LBIXKH1} symbolizes local bus timing (LB) for the input (I) to go invalid (X) with respect to the time the t_{LBK} clock reference (K) goes high (H), in this case for clock one(1). Also, t_{LBKHOX} symbolizes local bus timing (LB) for the t_{LBK} clock reference (K) to go high (H), with respect to

the output (O) going invalid (X) or output hold time.

2. All timings are in reference to local bus clock for PLL bypass mode. Timings may be negative with respect to the local bus clock because the actual launch and capture of signals is done with the internal launch/capture clock, which preceeds LCLK by t_{LBKHKT}.

- 3. Maximum possible clock skew between a clock LCLK[m] and a relative clock LCLK[n]. Skew measured between complementary signals at BV_{DD}/2.
- 4. All signals are measured from $BV_{DD}/2$ of the rising edge of local bus clock for PLL bypass mode to $0.4 \times BV_{DD}$ of the signal in question for 3.3V signaling levels.
- 5. Input timings are measured at the pin.
- 6. The value of t_{IROTOT} is the measurement of the minimum time between the negation of LALE and any change in LAD.
- 7. For purposes of active/float timing measurements, the Hi-Z or off state is defined to be when the total current delivered through the component pin is less than or equal to the leakage current specification.
- 8. Guaranteed by characterization.
- 9. Guaranteed by design.

Figure 10-3. Local Bus Signals (PLL Bypass Mode)



Note: In PLL bypass mode, LCLK[n] is the inverted version of the internal clock with the delay of t_{LBKHKT}. In this mode, signals are launched at the rising edge of the internal clock and are captured at falling edge of the internal clock withe the exception of LGTA/LUPWAIT (which is captured on on the rising edge of the internal clock).





Figure 10-4. Local Bus Signals, GPCM/UPM Signals for LCCR[CLKDIV] = 4 (PLL Enabled)

Figure 10-5. Local Bus Signals, GPCM/UPM Signals for LCCR[CLKDIV] = 4 (PLL Bypass Mode)







Figure 10-6. Local Bus Signals, GPCM/UPM Signals for LCCR[CLKDIV] = 8 or 16 (PLL Enabled)

Figure 10-7. Local Bus Signals, GPCM/UPM Signals for LCCR[CLKDIV] = 8 or 16 (PLL Bypass Mode)



11. PROGRAMMABLE INTERRUPT CONTROLLER

In IRQ edge trigger mode, when an external interrupt signal is asserted (according to the programmed polarity), it must remain the assertion for at lest 3 system clocks (SYSCLK periods).

12. JTAG

This section describes the DC and AC electrical specifications for the IEEE Std. 1149.1 (JTAG) interface of the PC8548E.

12.1 JTAG DC Electrical Characteristics

Table 12-1 provides the DC electrical characteristics for the JTAG interface.

Table 12-1. JTAG DC Electrical Characteristics

Parameter	Symbol ⁽²⁾	Min	Max	Unit
High-level input voltage	V _{IH}	2.0	OV _{DD} + 0.3	V
Low-level input voltage	V_{IL}	-0.3	0.8	V
Input current $(V_{IN}^{(1)} = 0 \text{ V or } V_{IN} = V_{DD})$	I _{IN}	ı	±5	μΑ
High-level output voltage (OV _{DD} = min, $I_{OH} = -2 \text{ mA}$)	V _{OH}	2.4	-	V
Low-level output voltage (OV _{DD} = min, I _{OL} = 2 mA)	V _{OL}	ı	0.4	V

Note: 1. Note that the symbol V_{IN} , in this case, represents the OV_{IN} .

12.2 JTAG AC Electrical Specifications

Table 12-2 provides the JTAG AC timing specifications as defined in Figure 12-2 through Figure 12-4.

Table 12-2. JTAG AC Timing Specifications (Independent of SYSCLK)⁽¹⁾

Parameter	Symbol ⁽²⁾	Min	Max	Unit	Notes
JTAG external clock frequency of operation	f _{JTG}	0	33.3	MHz	
JTAG external clock cycle time	t _{JTG}	30	_	ns	
JTAG external clock pulse width measured at 1.4V	t _{JTKHKL}	15	-	ns	
JTAG external clock rise and fall times	t _{JTGR} & t _{JTGF}	0	2.0	ns	(6)
TRST assert time	t _{TRST}	25	-	ns	(3)
Input setup times: - Boundary-scan data - TMS, TDI	t _{JTDVKH} t _{JTIVKH}	4 0		ns	(4)
Input hold times: - Boundary-scan data - TMS, TDI	t _{JTDXKH} t _{JTIXKH}	20 25		ns	(4)
Valid times: - Boundary-scan data - TDO	t _{JTKLDV} t _{JTKLOV}	4 2	20 10	ns	(5)
Output hold times: - Boundary-scan data - TDO	t _{JTKLDX} t _{JTKLOX}	30 30	<u>-</u>	ns	(5)

Table 12-2. JTAG AC Timing Specifications (Independent of SYSCLK)⁽¹⁾ (Continued)

Parameter	Symbol ⁽²⁾	Min	Max	Unit	Notes
JTAG external clock to output high impedance: - Boundary-scan data - TDO	t _{JTKLDZ} t _{JTKLOZ}	3	19 9	ns	(5)(6)

- Notes: 1. All outputs are measured from the midpoint voltage of the falling/rising edge of t_{TCLK} to the midpoint of the signal in question. The output timings are measured at the pins. All output timings assume a purely resistive 50Ω load (see Figure 12-1). Time-of-flight delays must be added for trace lengths, vias, and connectors in the system.
 - 2. The symbols used for timing specifications herein follow the pattern of t_{(first two letters of functional block)(signal)(state)} (reference)(state) for inputs and t_(first two letters of functional block)(reference)(state)(signal)(state)</sub> for outputs. For example, t_{JTDVKH} symbolizes JTAG device timing (JT) with respect to the time data input signals (D) reaching the valid state (V) relative to the t_{JTG} clock reference (K) going to the high (H) state or setup time. Also, t_{JTDXKH} symbolizes JTAG timing (JT) with respect to the time data input signals (D) went invalid (X) relative to the t_{JTG} clock reference (K) going to the high (H) state. Note that, in general, the clock reference symbol representation is based on three letters representing the clock of a particular functional. For rise and fall times, the latter convention is used with the appropriate letter: R (rise) or F (fall).
 - 3. TRST is an asynchronous level sensitive signal. The setup time is for test purposes only.
 - 4. Non-JTAG signal input timing with respect to t_{TCLK}.
 - 5. Non-JTAG signal output timing with respect to t_{TCLK} .
 - 6. Guaranteed by design.

Figure 12-1 provides the AC test load for TDO and the boundary-scan outputs.

Figure 12-1. AC Test Load for the JTAG Interface





Figure 12-2 provides the JTAG clock input timing diagram.

Figure 12-2. JTAG Clock Input Timing Diagram



Note: $VM = Midpoint Voltage (OV_{DD}/2)$.

Figure 12-3 provides the $\overline{\text{TRST}}$ timing diagram.


Figure 12-3. TRST Timing Diagram



Note: $VM = Midpoint Voltage (OV_{DD}/2)$.

Figure 12-4 provides the boundary-scan timing diagram.

Figure 12-4. Boundary-scan Timing Diagram



Note: $VM = Midpoint Voltage (OV_{DD}/2)$.

13. I²C

This section describes the DC and AC electrical characteristics for the I²C interface of the PC8548E.

13.1 I²C DC Electrical Characteristics

Table 13-1 provides the DC electrical characteristics for the I²C interface.

Table 13-1. I^2C DC Electrical Characteristics (At Recommended Operating Conditions with OV_{DD} of 3.3V \pm 5%)

Parameter	Symbol	Min	Min Max		Notes
Input high voltage level	V_{IH}	$0.7 \times OV_{DD}$	OV _{DD} + 0.3	V	
Input low voltage level	V_{IL}	-0.3	$0.3 \times OV_{DD}$	V	
Low level output voltage	V_{OL}	0	$0.2 \times OV_{DD}$	V	(1)
Pulse width of spikes which must be suppressed by the input filter	t _{I2KHKL}	0	50	ns	(2)
Input current each I/O pin (input voltage is between $0.1 \times OV_{DD}$ and $0.9 \times OV_{DD}$ (max)	I _I	-10	10	μΑ	(3)
Capacitance for each I/O pin	C _I	-	10	pF	

Notes: 1. Output voltage (open drain or open collector) condition = 3 mA sink current.

- 2. Refer to the PC8548E PowerQUICC III Integrated Host Processor Reference Manual for information on the digital filter used.
- 3. I/O pins will obstruct the SDA and SCL lines if ${\rm OV}_{\rm DD}$ is switched off.

I²C AC Electrical Specifications 13.2

Table 13-2 provides the AC timing parameters for the I²C interfaces.

Table 13-2. I²C AC Electrical Specifications (All Values Refer to V_{IH} (min) and V_{IL} (max) Levels, see Table 13-1)

Parameter	Symbol ⁽¹⁾	Min	Max	Unit
SCL clock frequency	f _{I2C}	0	400	kHz
Low period of the SCL clock	t _{12CL} ⁽⁵⁾	1.3	-	μs
High period of the SCL clock	t _{I2CH} ⁽⁵⁾	0.6	-	μs
Setup time for a repeated START condition	t _{I2SVKH} ⁽⁵⁾	0.6	-	μs
Hold time (repeated) START condition (after this period, the first clock pulse is generated)	t _{I2SXKL} ⁽⁵⁾	0.6	-	μs
Data setup time	t _{I2DVKH} (5)	100	_	ns
Data hold time: - CBUS ⁽⁴⁾ compatible masters - I ² C bus devices	t _{I2DXKL}	_ 0 ⁽²⁾	- 0.9 ⁽³⁾	μs
Set-up time for STOP condition	t _{I2PVKH}	0.6	_	μs
Bus free time between a STOP and START condition	t _{I2KHDX}	1.3		μs
Noise margin at the LOW level for each connected device (including hysteresis)	V _{NL}	0.1 × OV _{DD}		V
Noise margin at the HIGH level for each connected device (including hysteresis)	V _{NH}	$0.2 \times \text{OV}_{\text{DD}}$		V

- Notes: 1. The symbols used for timing specifications herein follow the pattern of t_(first two letters of functional block)(signal)(state) (reference)(state) for inputs and t_(first two letters of functional block)(reference)(state)(signal)(state) for outputs. For example, t_{I2DVKH} symbolizes I²C timing (I2) with respect to the time data input signals (D) reach the valid state (V) relative to the t_{I2C} clock reference (K) going to the high (H) state or setup time. Also, t_{125XKI} symbolizes I²C timing (I2) for the time that the data with respect to the start condition (S) went invalid (X) relative to the t_{12C} clock reference (K) going to the low (L) state or hold time. Also, t_{12PVKH} symbolizes I²C timing (I2) for the time that the data with respect to the stop condition (P) reaching the valid state (V) relative to the t_{12C} clock reference (K) going to the high (H) state or setup time. For rise and fall times, the latter convention is used with the appropriate letter: R (rise) or F (fall).
 - 2. PC8548E provides a hold time of at least 300 ns for the SDA signal (referred to the V_{IHmin} of the SCL signal) to bridge the undefined region of the falling edge of SCL. As a transmitter, the PC8548E provides a delay time of at least 300 ns for the SDA signal (referred to the Vihmin of the SCL signal) to bridge the undefined region of the falling edge of SCL to avoid unintended generation of Start or Stop condition. When PC8548Eacts as the 1²C bus master while transmitting, PC8548E drives both SCL and SDA. As long as the load on SCL and SDA are balanced, PC8548E would not cause unintended generation of Start or Stop condition. Therefore, the 300 ns SDA output delay time is not a concern. If, under some rare condition, the 300 ns SDA output delay time is required for PC8548E as transmitter, the following setting is recommended for the FDR bit field of the I2CFDR register to ensure both the desired I²C SCL clock frequency and SDA output delay time are achieved, assuming that the desired I²C SCL clock frequency is 400 KHz and the Digital Filter Sampling Rate Register (I2CDFSRR) is programmed with its default setting of 0x10 (decimal 16):

I ² C Source Clock Frequency	333 MHz	266 MHz	200 MHz	133 MHz
FDR Bit Setting	0x2A	0x05	0x26	0x00
Actual FDR Divider Selected	896	704	512	384
Actual I ² C SCL Frequency Generated	371 KHz	378 KHz	390 KHz	346 KHz

For the detail of I²C frequency calculation, refer to the application note AN2919 "Determining the I²C Frequency Divider Ratio for SCL". Note that the I²C Source Clock Frequency is half of the CCB clock frequency for PC8548E.

- 3. The maximum t_{12DVKH} has only to be met if the device does not stretch the LOW period (t_{12CL}) of the SCL signal.
- 4. C_B = capacitance of one bus line in pF.
- 5. Guaranteed by design.

Figure 13-1 provides the AC test load for the I²C.

Figure 13-1. I²C AC Test Load





Figure 13-2 shows the AC timing diagram for the I²C bus.

Figure 13-2. I²C Bus AC Timing Diagram



14. GP_{OUT}/GP_{IN}

This section describes the DC and AC electrical specifications for the GP_{OUT}/GP_{IN} bus of the device.

14.1 **GP_{OUT}/GP_{IN} Electrical Characteristics**

Table 14-1 and Table 14-2 provide the DC electrical characteristics for the GP_{OUT} interface.

Table 14-1. GP_{OUT} DC Electrical Characteristics (3.3 V DC)

Parameter	Symbol	Min	Max	Unit
Supply voltage 3.3 V	BV_DD	3.13	3.47	V
High-level output voltage $(BV_{DD} = min, I_{OH} = -2 mA)$	V _{OH}	BV _{DD} -0.2	_	V
Low-level output voltage (BV _{DD} = min, I _{OL} = 2.mA)	V _{OL}	_	0.2	V

Table 14-2. GPOUT DC Electrical Characteristics (2.5 V DC)

Parameter	Symbol	Min	Max	Unit
Supply voltage 2.5 V	BV_DD	2.37	2.63	V
High-level output voltage BV _{DD} = min, I _{OH} = -1 mA)	V _{OH}	2.0	BV _{DD} + 0.3	V
Low-level output voltage (BV $_{\rm DD}$ min, I $_{\rm OL}$ = 1 mA)	V _{OL}	GND - 0.3	0.4	V

Table 14-3 and Table 14-4 provide the DC electrical characteristics for the GP_{IN} interface.

Table 14-3. GP_{IN} DC Electrical Characteristics (3.3 V DC)

IIV				
Parameter	Symbol	Min	Max	Unit
Supply voltage 3.3 V	BV _{DD}	3.13	3.47	V
High-level input voltage	V _{IH}	2	BV _{DD} + 0.3	V
Low-level input voltage	V _{IL}	-0.3	0.8	V
Input current (BV _{IN} ⁽¹⁾ = 0V or BV _{IN} = BV _{DD})	I _{IN}	_	±5	μΑ

Note: 1. The symbol BV_{IN}, in this case, represents the BV_{IN} symbol referenced in Table 1.

Table 14-4. GP_{IN} DC Electrical Characteristics (2.5V DC)

Parameter	Symbol	Min	Max	Unit
Supply voltage 2.5V	BV_DD	2.37	2.63	V
High-level input voltage	V _{IH}	1.70	BV _{DD} +0.3	V
Low-level input voltage	V _{IL}	-0.3	0.7	V
Input current $(BV_{IN}^{(1)} = OV \text{ or } BV_{IN} = BV_{DD})$	I _{IH}	_	10	μА

Note: 1. The symbol BV_{IN} , in this case, represents the BV_{IN} symbol referenced in Table 1.

15. PCI/PCI-X

Table 15-1 describes the DC and AC electrical specifications for the PCI/PCI-X bus of the PC8548E. Note that the maximum PCI-X frequency in synchronous mode is 110 MHz.

15.1 PCI/PCI-X DC Electrical Characteristics

Table 15-1 provides the DC electrical characteristics for the PCI/PCI-X interface.

Table 15-1. PCI/PCI-X DC Electrical Characteristics⁽¹⁾

Parameter	Symbol	Min	Max	Unit
High-level input voltage	V _{IH}	2	OV _{DD} + 0.3	V
Low-level input voltage	V _{IL}	-0.3	0.8	V
Input current $(V_{IN}^{(2)} = 0V \text{ or } V_{IN} = V_{DD})$	I _{IN}	-	± 5	μΑ
High-level output voltage (OV _{DD} = min, $I_{OH} = -100 \mu A$)	V _{OH}	OV _{DD} - 0.2	-	V
Low-level output voltage (OV _{DD} = min, I_{OL} = 100 μ A)	V _{OL}	_	0.2	V

Notes: 1. Ranges listed do not meet the full range of the DC specifications of the *PCI 2.2 Local Bus Specifications*.

2. Note that the symbol V_{IN}, in this case, represents the OV_{IN} symbol referenced in Table 2-1 and Table 2-2.

15.2 PCI/PCI-X AC Electrical Specifications

This section describes the general AC timing parameters of the PCI/PCI-X bus. Note that the clock reference CLK is represented by SYSCLK when the PCI controller is configured for asynchronous mode and by PCIn_CLK when it is configured for asynchronous mode. Table 15-2 provides the PCI AC timing specifications at 66 MHz.

Table 15-2. PCI AC Timing Specifications at 66 MHz

Parameter	Symbol ⁽¹⁾	Min	Max	Unit	Notes
SYSCLK to output valid	t _{PCKHOV}	-	6	ns	(2)(3)
Output hold from SYSCLK	t _{PCKHOX}	2	_	ns	(2)(10)
SYSCLK to output high impedance	t _{PCKHOZ}	_	14	ns	(2)(4)(11)
Input setup to SYSCLK	t _{PCIVKH}	3	_	ns	(2)(5)(10)
Input hold from SYSCLK	t _{PCIXKH}	0	_	ns	(2)(5)(10)
REQ64 to HRESET ⁽⁹⁾ setup time	t _{PCRVRH}	10 × t _{SYS}	-	clocks	(6)(7)(11)
HRESET to REQ64 hold time	t _{PCRHRX}	0	50	ns	(7)(11)
HRESET high to first FRAME assertion	t _{PCRHFV}	10	_	clocks	(8)(11)

Notes: 1. Note that the symbols used for timing specifications herein follow the pattern of t_{(first two letters of functional block)(signal)(state)} (reference)(state) for inputs and t_(first two letters of functional block)(reference)(state)(signal)(state)</sub> for outputs. For example, tpcIVKH symbolizes PCI/PCI-X timing (PC) with respect to the time the input signals (I) reach the valid state (V) relative to the SYSCLK clock, t_{SYS}, reference (K) going to the high (H) state or setup time. Also, tpcRHFV symbolizes PCI/PCI-X timing (PC) with respect to the time hard reset (R) went high (H) relative to the frame signal (F) going to the valid (V) state.

2. See the timing measurement conditions in the PCI 2.2 Local Bus Specifications.

- 3. All PCI signals are measured from OV_{DD}/2 of the rising edge of PCI_SYNC_IN to 0.4 · OV_{DD} of the signal in question for 3.3V PCI signaling levels.
- 4. For purposes of active/float timing measurements, the Hi-Z or off state is defined to be when the total current delivered through the component pin is less than or equal to the leakage current specification.
- 5. Input timings are measured at the pin.
- The timing parameter t_{SYS} indicates the minimum and maximum CLK cycle times for the various specified frequencies. The system clock period must be kept within the minimum and maximum defined ranges. For values see Section 20. "Clocking" on page 99.
- 7. The setup and hold time is with respect to the rising edge of $\overline{\text{HRESET}}$.
- 8. The timing parameter tPCRHFV is a minimum of 10 clocks rather than the minimum of 5 clocks in the PCI 2.2 Local Bus Specifications.
- 9. The reset assertion timing requirement for $\overline{\text{HRESET}}$ is 100 μ s.
- 10. Guaranteed by characterization.
- 11. Guaranteed by design.

Figure 15-1 provides the AC test load for PCI and PCI-X.

Figure 15-1. PCI/PCI-X AC Test Load




Figure 15-2 shows the PCI/PCI-X input AC timing conditions.

Figure 15-2. PCI/PCI-X Input AC Timing Measurement Conditions




Figure 15-3 shows the PCI/PCI-X output AC timing conditions.

Figure 15-3. PCI/PCI-X Output AC Timing Measurement Condition




Table 15-3 provides the PCI-X AC timing specifications at 66 MHz.

Table 15-3. PCI-X AC Timing Specifications at 66 MHz

Parameter	Symbol	Min	Max	Unit	Notes
SYSCLK to signal valid delay	t _{PCKHOV}	_	3.8	ns	(1)(2)(3)(7)(8)
Output hold from SYSCLK	t _{PCKHOX}	0.7	_	ns	(1)(10)
SYSCLK to output high impedance	t _{PCKHOZ}	_	7	ns	(1)(4)(8)(11)
Input setup time to SYSCLK	t _{PCIVKH}	1.7	-	ns	(3)(5)
Input hold time from SYSCLK	t _{PCIXKH}	0.5	_	ns	(10)
REQ64 to HRESETsetup time	t _{PCRVRH}	10	_	clocks	(11)
HRESET to REQ64 hold time	t _{PCRHRX}	0	50	ns	(11)
HRESET high to first FRAME assertion	t _{PCRHFV}	10	_	clocks	(9)(11)
PCI-X initialization pattern to HRESET setup time	t _{PCIVRH}	10	_	clocks	(11)
HRESET to PCI-X initialization pattern hold time	t _{PCRHIX}	0	50	ns	(6)(11)

Notes: 1. See the timing measurement conditions in the PCI-X 1.0a Specification.

- 2. Minimum times are measured at the package pin (not the test point). Maximum times are measured with the test point and load circuit.
- 3. Setup time for point-to-point signals applies to REQ and GNT only. All other signals are bused.
- 4. For purposes of active/float timing measurements, the Hi-Z or off state is defined to be when the total current delivered through the component pin is less than or equal to the leakage current specification.
- 5. Setup time applies only when the device is not driving the pin. Devices cannot drive and receive signals at the same time.
- 6. Maximum value is also limited by delay to the first transaction (time for HRESET high to first configuration access, t_{PCRHFV}). The PCI-X initialization pattern control signals after the rising edge of HRESET must be negated no later than two clocks before the first FRAME and must be floated no later than one clock before FRAME is asserted.
- 7. A PCI-X device is permitted to have the minimum values shown for t_{PCKHOV} and t_{CYC} only in PCI-X mode. In conventional mode, the device must meet the requirements specified in PCI 2.2 for the appropriate clock frequency.
- 8. Device must meet this specification independent of how many outputs switch simultaneously.
- 9. The timing parameter t_{PCRHFV} is a minimum of 10 clocks rather than the minimum of 5 clocks in the *PCI-X 1.0a* Specification.
- 10. Guaranteed by characterization.
- 11. Guaranteed by design.

Table 15-4 provides the PCI-X AC timing specifications at 133 MHz.

Note that the maximum PCI-X frequency in synchronous mode is 110 MHz.

Table 15-4. PCI-X AC Timing Specifications at 133 MHz

Parameter	Symbol	Min	Max	Unit	Notes
SYSCLK to signal valid delay	t _{PCKHOV}	-	3.8	ns	(1)(2)(3)(7)(8)
Output hold from SYSCLK	t _{PCKHOX}	0.7	_	ns	(1)(11)
SYSCLK to output high impedance	t _{PCKHOZ}	_	7	ns	(1)(4)(8)(12)
Input setup time to SYSCLK	t _{PCIVKH}	1.2	_	ns	(3)(5)(9)(11)
Input hold time from SYSCLK	t _{PCIXKH}	0.5	_	ns	(11)
REQ64 to HRESET setup time	t _{PCRVRH}	10	_	clocks	(12)
HRESET to REQ64 hold time	t _{PCRHRX}	0	50	ns	(12)
HRESET high to first FRAME assertion	t _{PCRHFV}	10	_	clocks	(10)(12)
PCI-X initialization pattern to HRESET setup time	t _{PCIVRH}	10	_	clocks	(12)
HRESET to PCI-X initialization pattern hold time	t _{PCRHIX}	0	50	ns	(6)(12)

Notes: 1. See the timing measurement conditions in the *PCI-X 1.0a Specification*.

- 2. Minimum times are measured at the package pin (not the test point). Maximum times are measured with the test point and load circuit.
- 3. Setup time for point-to-point signals applies to REQ and GNT only. All other signals are bused.
- 4. For purposes of active/float timing measurements, the Hi-Z or off state is defined to be when the total current delivered through the component pin is less than or equal to the leakage current specification.
- 5. Setup time applies only when the device is not driving the pin. Devices cannot drive and receive signals at the same time.
- 6. Maximum value is also limited by delay to the first transaction (time for HRESET high to first configuration access, t_{PCRHFV}). The PCI-X initial <u>ization</u> pattern control signals after the rising edge of HRESET must be negated no later than two clocks before the first FRAME and must be floated no later than one clock before FRAME is asserted.
- 7. A PCI-X device is permitted to have the minimum values shown for t_{PCKHOV} and t_{CYC} only in PCI-X mode. In conventional mode, the device must meet the requirements specified in PCI 2.2 for the appropriate clock frequency.
- 8. Device must meet this specification independent of how many outputs switch simultaneously.
- 9. The timing parameter t_{PCIVKH} is a minimum of 1.4 ns rather than the minimum of 1.2 ns in the PCI-X 1.0a Specification.
- 10. The timing parameter t_{PCRHFV} is a minimum of 10 clocks rather than the minimum of 5 clocks in the *PCI-X* 1.0a Specification.
- 11. Guaranteed by characterization.
- 12. Guaranteed by design.

16. HIGH-SPEED SERIAL INTERFACES (HSSI)

The PC8548E features one Serializer/Deserializer (SerDes) interface to be used for high-speed serial interconnect applications. The SerDes interface can be used for PCI Express and/or serial RapidIO data transfers.

This section describes the common portion of SerDes DC electrical specifications, which is the DC requirement for SerDes reference clocks. The SerDes data lane's transmitter and receiver reference circuits are also shown.

16.1 Signal Terms Definition

The SerDes utilizes differential signaling to transfer data across the serial link. This section defines terms used in the description and specification of differential signals.

Figure 16-1 shows how the signals are defined. For illustration purpose, only one SerDes lane is used for the description. The figure shows a waveform for either a transmitter output (SDn_TX and SDn_TX) or a receiver input (SDn_RX) and SDn_RX). Each signal swings between A volts and B volts where A > B.

Using this waveform, the definitions are as follows. To simplify the illustration, the following definitions assume that the SerDes transmitter and receiver operate in a fully symmetrical differential signaling environment.

1. Single-ended swing

The transmitter output signals and the receiver input signals SDn_TX , SDn_TX , SDn_RX and SDn_RX each have a peak-to-peak swing of A – B volts. This is also referred as each signal wire's single-ended swing.

2. Differential output voltage, V_{OD} (or differential output swing):

The differential output voltage (or swing) of the transmitter, V_{OD} , is defined as the difference of the two complimentary output voltages: $V_{SDn\ TX} - V_{\overline{SDn\ TX}}$. The V_{OD} value can be either positive or negative.

3. Differential input voltage, V_{ID} (or differential input swing):

The differential input voltage (or swing) of the receiver, V_{ID} , is defined as the difference of the two complimentary input voltages: $V_{SDn\ RX} - V_{\overline{SDn\ RX}}$. The V_{ID} value can be either positive or negative.

4. Differential peak voltage, V_{DIFFn}

The peak value of the differential transmitter output signal or the differential receiver input signal is defined as differential peak voltage, $V_{DIFFD} = |A - B|$ volts.

5. Differential peak-to-peak, V_{DIFFn-n}

Since the differential output signal of the transmitter and the differential input signal of the receiver each range from A - B to -(A - B) volts, the peak-to-peak value of the differential transmitter output signal or the differential receiver input signal is defined as differential peak-to-peak voltage,


 $V_{DIFFp-p} = 2 \times V_{DIFFp} = 2 \times |(A - B)|$ volts, which is twice of differential swing in amplitude, or twice of the differential peak. For example, the output differential peak-to-peak voltage can also be calculated as $V_{TX-DIFFp-p} = 2 \times |V_{OD}|$.

6. Common mode voltage, V_{cm}

The common mode voltage is equal to one half of the sum of the voltages between each conductor of a balanced interchange circuit and ground. In this example, for SerDes output, $V_{cm_out} = V_{SDn_TX} + V_{\overline{SDn_TX}} = (A + B)/2$, which is the arithmetic mean of the two complimentary output voltages within a differential pair. In a system, the common mode voltage may often differ from one component's output to the other's input.

Sometimes, it may be even different between the receiver input and driver output circuits within the same component. It is also referred to as the DC offset.

Figure 16-1. Differential Voltage Definitions for Transmitter or Receiver



To illustrate these definitions using real values, consider the case of a CML (current mode logic) transmitter that has a common mode voltage of 2.25V and each of its outputs, TD and $\overline{\text{TD}}$, has a swing that goes between 2.5 and 2.0V. Using these values, the peak-to-peak voltage swing of each signal (TD or $\overline{\text{TD}}$) is 500 mVp-p, which is referred as the single-ended swing for each signal. In this example, since the differential signaling environment is fully symmetrical, the transmitter output's differential swing (V_{OD}) has the same amplitude as each signal's single-ended swing. The differential output signal ranges between 500 and -500 mV, in other words, V_{OD} is 500 mV in one phase and -500 mV in the other phase. The peak differential voltage ($V_{\text{DIFFp-p}}$) is 500 mV. The peak-to-peak differential voltage ($V_{\text{DIFFp-p}}$) is 1000 mVp-p.

16.2 SerDes Reference Clocks

The SerDes reference clock inputs are applied to an internal PLL whose output creates the clock used by the correspo nding SerDes lanes. The SerDes reference clocks inputs are SD1_REF_CLK and SD1_REF_CLK for PCI Express and Serial RapidIO, or SD2_REF_CLK and SD2_REF_CLK for the SGMII interface, respectively.

The following sections describe the SerDes reference clock requirements and some application information.


16.2.1 SerDes Reference Clock Receiver Characteristics

Figure 16-2 shows a receiver reference diagram of the SerDes reference clocks.

- The supply voltage requirements for XV_{DD SRDS2} are specified in Table 2-1 and Table 2-2.
- SerDes Reference clock receiver reference circuit structure:
 - The SDn_REF_CLK and SDn_REF_CLK are internally AC-coupled differential inputs as shown in Figure 16-2. Each differential clock input (SDn_REF_CLK or SDn_REF_CLK) has a 50 Ω termination to SGND_SRDSn (xcorevss) followed by on-chip AC-coupling.
 - The external reference clock driver must be able to drive this termination.

- The SerDes reference clock input can be either differential or single-ended. Refer to the differential mode and single-ended mode description below for further detailed requirements.
- The maximum average current requirement that also determines the common mode voltage range:
 - When the SerDes reference clock differential inputs are DC coupled externally with the clock driver chip, the maximum average current allowed for each input pin is 8 mA. In this case, the exact common mode input voltage is not critical as long as it is within the range allowed by the maximum average current of 8 mA (refer to the following bullet for more detail), since the input is AC-coupled on-chip.
 - This current limitation sets the maximum common mode input voltage to be less than 0.4V (0.4V/50 = 8 mA) while the minimum common mode input level is 0.1V above SGND_SRDSn (xcorevss). For example, a clock with a 50/50 duty cycle can be produced by a clock driver with output driven by its current source from 0 to 16 mA (0–0.8V), such that each phase of the differential input has a single-ended swing from 0V to 800 mV with the common mode voltage at 400 mV.
 - If the device driving the SDn_REF_CLK and SDn_REF_CLK inputs cannot drive 50 Ω to SGND_SRDSn (xcorevss) DC, or it exceeds the maximum input current limitations, then it must be AC-coupled off-chip.
 - The input amplitude requirement:
 - This requirement is described in detail in the following sections.

Figure 16-2. Receiver of SerDes Reference Clocks



16.2.2 DC Level Requirement for SerDes Reference Clocks

The DC level requirement for the PC8548E SerDes reference clock inputs is different depending on the signaling mode used to connect the clock driver chip and SerDes reference clock inputs as described below:

Differential mode

- The input amplitude of the differential clock must be between 400 and 1600 mV differential peak-peak (or between 200 and 800 mV differential peak). In other words, each signal wire of the differential pair must have a single-ended swing less than 800 mV and greater than 200 mV. This requirement is the same for both external DC-coupled or AC-coupled connection.
- For external DC-coupled connection, as described in Section 16.2.1 "SerDes Reference Clock Receiver Characteristics" on page 62 the maximum average current requirements sets the requirement for average voltage (common mode voltage) to be between 100 and 400 mV.
 Figure 16-3 shows the SerDes reference clock input requirement for DC-coupled connection scheme.
- For external AC-coupled connection, there is no common mode voltage requirement for the clock driver. Since the external AC-coupling capacitor blocks the DC level, the clock driver and the SerDes reference clock receiver operate in different command mode voltages. The SerDes reference clock receiver in this connection scheme has its common mode voltage set to SGND_SRDSn. Each signal wire of the differential inputs is allowed to swing below and above the command mode voltage (SGND_SRDSn). Figure 16-4 shows the SerDes reference clock input requirement for AC-coupled connection scheme.

Single-ended mode

- The reference clock can also be single-ended. The SDn_REF_CLK input amplitude (single-ended swing) must be between 400 and 800 mV peak-to-peak (from V_{min} to V_{max}) with SDn_REF_CLK either left unconnected or tied to ground.
- The SDn_REF_CLK input average voltage must be between 200 and 400 mV. Figure 16-5 shows the SerDes reference clock input requirement for single-ended signaling mode.
- To meet the input amplitude requirement, the reference clock inputs might need to be DC-or AC-coupled externally. For the best noise performance, the reference of the clock could be DC or AC-coupled into the unused phase (SDn_REF_CLK) through the same source impedance as the clock input (SDn_REF_CLK) in use.

Figure 16-3. Differential Reference Clock Input DC Requirements (External DC-Coupled)




Figure 16-4. Differential Reference Clock Input DC Requirements (External AC-Coupled)





Figure 16-5. Single-Ended Reference Clock Input DC Requirements



16.2.3 Interfacing With Other Differential Signaling Levels

- With on-chip termination to SGND_SRDSn (xcorevss), the differential reference clocks inputs are HCSL (high-speed current steering logic) compatible DC-coupled.
- Many other low voltage differential type outputs like LVDS (low voltage differential signaling) can be used but may need to be AC-coupled due to the limited common mode input range allowed (100 to 400 mV) for DC-coupled connection.
- LVPECL outputs can produce signal with too large amplitude and may need to be DC-biased at clock driver output first, then followed with series attenuation resistor to reduce the amplitude, in addition to AC-coupling.

Note: Figure 16-6 through Figure 16-9 below are for conceptual reference only. Due to the fact that clock driver chip's internal structure, output impedance and termination requirements are different between various clock driver chip manufacturers, it's very possible that the clock circuit reference designs provided by clock driver chip vendor are different from what is shown below. They might also vary from one vendor to the other. Therefore, e2v Semiconductor can neither provide the optimal clock driver reference circuits, nor guarantee the correctness of the following clock driver connection reference circuits. The system designer is recommended to contact the selected clock driver chip vendor for the optimal reference circuits with the PC8548E SerDes reference clock receiver requirement provided in this document.

Figure 16-6 shows the SerDes reference clock connection reference circuits for HCSL type clock driver. It assumes that the DC levels of the clock driver chip is compatible with PC8548E SerDes reference clock input's DC requirement.

Figure 16-6. DC-Coupled Differential Connection with HCSL Clock Driver (Reference Only)




Figure 16-7 shows the SerDes reference clock connection reference circuits for LVDS type clock driver. Since LVDS clock driver's common mode voltage is higher than the PC8548E SerDes reference clock input's allowed range (100 to 400mV), AC-coupled connection scheme must be used. It assumes the LVDS output driver features 50Ω termination resistor. It also assumes that the LVDS transmitter establishes its own common mode level without relying on the receiver or other external component.

Figure 16-7. AC-Coupled Differential Connection with LVDS Clock Driver (Reference Only)




Figure 16-8 shows the SerDes reference clock connection reference circuits for LVPECL type clock driver. Since LVPECL driver's DC levels (both common mode voltages and output swing) are incompatible with the PC8548E SerDes reference clock input's DC requirement, AC-coupling has to be used. Figure 45 assumes that the LVPECL clock driver's output impedance is 50Ω . R1 is used to DC-bias the LVPECL outputs prior to AC-coupling. Its value could be ranged from 140 to 240Ω depending on the clock driver vendor's requirement. R2 is used together with the SerDes reference clock receiver's 50Ω termination resistor to attenuate the LVPECL output's differential peak level such that it meets the PC8548E SerDes reference clock's differential input amplitude requirement (between 200 and 800 mV differential peak).

For example, if the LVPECL output's differential peak is 900 mV and the desired SerDes reference clock input amplitude is selected as 600 mV, the attenuation factor is 0.67, which requires R2 = 25Ω . Consult a clock driver chip manufacturer to verify whether this connection scheme is compatible with a particular clock driver chip.

Figure 16-8. AC-Coupled Differential Connection with LVPECL Clock Driver (Reference Only)





Figure 16-9 shows the SerDes reference clock connection reference circuits for a single-ended clock driver. It assumes the DC levels of the clock driver are compatible with the PC8548E SerDes reference clock input's DC requirement.

Figure 16-9. Single-Ended Connection (Reference Only)



16.2.4 AC Requirements for SerDes Reference Clocks

The clock driver selected should provide a high quality reference clock with low phase noise and cycleto-cycle jitter. Phase noise less than 100 kHz can be tracked by the PLL and data recovery loops and is less of a problem. Phase noise above 15 MHz is filtered by the PLL. The most problematic phase noise occurs in the 1–15-MHz range. The source impedance of the clock driver should be 50Ω to match the transmission line and reduce reflections which are a source of noise to the system.

The detailed AC requirements of the SerDes reference clocks is defined by each interface protocol based on application usage. Refer to the following sections for detailed information:

- Section 17.2 "AC Requirements for PCI Express SerDes Clocks" on page 69
- Section 18.2 "AC Requirements for Serial RapidIO SD_REF_CLK and SD_REF_CLK" on page 78

16.2.4.1 Spread Spectrum Clock


SD1_REF_CLK/SD1_REF_CLK are designed to work with a spread spectrum clock (+0% to -0.5% spreading at 30–33 kHz rate is allowed), assuming both ends have same reference clock. For better results, a source without significant unintended modulation should be used.

SD2_REF_CLK/SD2_REF_CLK are not intended to be used with, and should not be clocked by, a spread spectrum clock source.

16.3 SerDes Transmitter and Receiver Reference Circuits

Figure 16-10 shows the reference circuits for SerDes data lane's transmitter and receiver.

Figure 16-10. SerDes Transmitter and Receiver Reference Circuits



The DC and AC specification of SerDes data lanes are defined in each interface protocol section below (PCI Express, Serial Rapid IO, or SGMII) in this document based on the application usage:

- Section 17. "PCI Express" on page 69
- Section 18. "Serial RapidIO" on page 77

Note that external an AC coupling capacitor is required for the above three serial transmission protocols with the capacitor value defined in the specification of each protocol section.

17. PCI EXPRESS

This section describes the DC and AC electrical specifications for the PCI Express bus of the PC8548E.

17.1 DC Requirements for PCI Express SD_REF_CLK and SD_REF_CLK

For more information, see Section 16.2 "SerDes Reference Clocks" on page 62.

17.2 AC Requirements for PCI Express SerDes Clocks

Table 17-1 lists AC requirements.

Table 17-1. SD_REF_CLK and SD_REF_CLK AC Requirements

Symbol	Parameter Description	Min	Typical	Max	Units	Notes
t _{REF}	REFCLK cycle time	ı	10	-	ns	(1)
t _{REFCJ}	REFCLK cycle-to-cycle jitter. Difference in the period of any two adjacent REFCLK cycles	-	1	100	ps	1
t _{REFPJ}	Phase jitter. Deviation edge location in edge location with respect to mean	- 50	-	50	ps	-

Note: 1. Typical based on PCI Express Specification 2.0.

17.3 Clocking Dependencies

The ports on the two ends of a link must transmit data at a rate that is within 600 parts per million 15 (ppm) of each other at all times. This is specified to allow bit rate clock sources with a ± 300 ppm tolerance.

17.4 Physical Layer Specifications

The following is a summary of the specifications for the physical layer of PCI Express on this device. For further details as well as the specifications of the Transport and Data Link layer please use the PCI EXPRESS Base Specification. REV. 1.0a document.

17.4.1 Differential Transmitter (TX) Output

Table 17-2 defines the specifications for the differential output at all transmitters (TXs). The parameters are specified at the component pins.

Table 17-2. Differential Transmitter (TX) Output Specifications

Symbol	Parameter	Min	Nom	Max	Units	Comments
UI	Unit Interval	399.88	400	400.12	ps	Each UI is 400 ps ± 300 ppm. UI does not account for Spread Spectrum Clock dictated variations. See Note (1)
V _{TX-DIFFp-p}	Differential Peak-to-Peak Output Voltage	0.8		1.2	V	$V_{TX-DIFFp-p} = 2* V_{TX-D+} - V_{TX-D-} $. See Note ⁽²⁾
V _{TX-DE-RATIO}	De- Emphasized Differential Output Voltage (Ratio)	-3.0	-3.5	-4.0	dB	Ratio of the $V_{TX-DIFFp-p}$ of the second and following bits after a transition divided by the $V_{TX-DIFFp-p}$ of the first bit after a transition. See Note $^{(2)}$
T _{TX-EYE}	Minimum TX Eye Width	0.70			UI	The maximum Transmitter jitter can be derived as $T_{TX-MAX-JITTER}=1-T_{TX-EYE}=0.3$ UI. See Notes $^{(2)}$ and $^{(3)}$
T _{TX-EYE-MEDIAN-to-} MAX-JITTER	Maximum time between the jitter median and maximum deviation from the median			0.15	UI	Jitter is defined as the measurement variation of the crossing points ($V_{TX-DIFFp-p} = 0$ V) in relation to a recovered TX UI. A recovered TX UI is calculated over 3500 consecutive unit intervals of sample data. Jitter is measured using all edges of the 250 consecutive UI in the center of the 3500 UI used for calculating the TX UI. See Notes (2) and (3)
T _{TX-RISE, TTX-FALL}	D+/D- TX Output Rise/Fall Time	0.125			UI	See Notes ⁽²⁾ and ⁽⁵⁾
V _{TX-CM-ACp}	RMS AC Peak Common Mode Output Voltage			20	mV	$\begin{aligned} &VT_{X\text{-CM-ACp}} = RMS(V_{TXD+} + V_{TXD-} /2 - \\ &V_{TX\text{-CM-DC}}) \\ &V_{TX\text{-CM-DC}} = DC(_{avg}) \text{ of } V_{TX\text{-D+}} + V_{TX\text{-D-}} /2.\text{See Note} \end{aligned}$
V _{TX-CM-DC-ACTIVE} -IDLE-DELTA	Absolute Delta of DC Common Mode Voltage During LO and Electrical Idle	0		100	mV	$\begin{split} & \left V_{\text{TX-CM-DC (during L0)}} + V_{\text{TX-CM-Idle-DC (during electrical idle)}} \right <= \\ & 100 \text{ mV} \\ & V_{\text{TX-CM-DC}} = DC_{\text{(avg)}} \text{ of } \left V_{\text{TX-D+}} + V_{\text{TX-D-}} \right / 2 \text{ [L0]} \\ & V_{\text{TX-CM-Idle-DC}} = DC_{\text{(avg)}} \text{ of } \left V_{\text{TX-D+}} + V_{\text{TX-D-}} \right / 2 \\ & \text{[electrical idle]} \\ & \text{See Note} \end{split}$

 Table 17-2.
 Differential Transmitter (TX) Output Specifications (Continued)

Symbol	Parameter	Min	Nom	Max	Units	Comments
V _{TX-CM-DC-LINE-}	Absolute Delta of DC Common Mode between D+ and D–	0		25	mV	$\begin{split} & V_{TX\text{-}CM\text{-}DC\text{-}D\text{+}} - V_{TX\text{-}CM\text{-}DC\text{-}D\text{-}} <= 25 \text{ mV} \\ &V_{TX\text{-}CM\text{-}DC\text{-}D\text{+}} = DC_{(avg)} \text{ of } V_{TX\text{-}D\text{+}} \\ &V_{TX\text{-}CM\text{-}DC\text{-}D\text{-}} = DC_{(avg)} \text{ of } V_{TX\text{-}D\text{-}} . \\ &\text{See Note} ^{(2)} \end{split}$
$V_{TX ext{-}IDLE ext{-}DIFFp}$	Electrical Idle differential Peak Output Voltage	0		20	mV	$V_{TX-IDLE-DIFFp} = V_{TX-IDLE-D+} - V_{TX-IDLE-D-} $ <= 20 mV. See Note (2)
V _{TX-RCV-DETECT}	The amount of voltage change allowed during Receiver Detection			600	mV	The total amount of voltage change that a transmitter can apply to sense whether a low impedance Receiver is present. See Note (6)
V _{TX-DC-CM}	The TX DC Common Mode Voltage	0		3.6	V	The allowed DC Common Mode voltage under any conditions. See Note ⁽⁶⁾
I _{TX-SHORT}	TX Short Circuit Current Limit			90	mA	The total current the Transmitter can provide when shorted to its ground
T _{TX-IDLE-MIN}	Minimum time spent in Electrical Idle	50			UI	Minimum time a Transmitter must be in Electrical Idle Utilized by the Receiver to start looking for an Electrical Idle Exit after successfully receiving an Electrical Idle ordered set
T _{TX-IDLE-SET-TO-IDLE}	Maximum time to transition to a valid Electrical idle after sending an Electrical Idle ordered set			20	UI	After sending an Electrical Idle ordered set, the Transmitter must meet all Electrical Idle Specifications within this time. This is considered a debounce time for the Transmitter to meet Electrical Idle after transitioning from L0
T _{TX-IDLE-TO-DIFF}	Maximum time to transition to valid TX specifications after leaving an Electrical idle condition			20	UI	Maximum time to meet all TX specifications when transitioning from Electrical Idle to sending differential data. This is considered a debounce time for the TX to meet all TX specifications after leaving Electrical Idle
RL _{TX-DIFF}	Differential Return Loss	12			dB	Measured over 50 MHz to 1.25 GHz. See Note (4)
RL _{TX-CM}	Common Mode Return Loss	6			dB	Measured over 50 MHz to 1.25 GHz. See Note (4)
Z _{TX-DIFF-DC}	DC Differential TX Impedance	80	100	120	Ω	TX DC Differential mode Low Impedance
Z _{TX-DC}	Transmitter DC Impedance	40			Ω	Required TX D+ as wellall states
L _{TX-SKEW}	Lane-to-Lane Output Skew			500 + 2 UI	ps	Static skew between any two Transmitter Lanes within a single Link
C _{TX}	AC Coupling Capacitor	75		200	nF	All Transmitters shall be AC coupled. The AC coupling is required either within the media or within the transmitting component itself. See Note (8)
T _{crosslink}	Crosslink Random Timeout	0		1	ms	This random timeout helps resolve conflicts in crosslink configuration by eventually resulting in only one Downstream and one Upstream Port. See Note (7)

Notes: 1. No test load is necessarily associated with this value.

- 2. Specified at the measurement point into a timing and voltage compliance test load as shown in Figure 17-3 and measured over any 250 consecutive TX UIs. (Also refer to the transmitter compliance eye diagram shown in Figure 17-1).
- 3. A $T_{TX-EYE} = 0.70$ UI provides for a total sum of deterministic and random jitter budget of $T_{TX-JITTER-MAX} = 0.30$ UI for the Transmitter collected over any 250 consecutive TX UIs. The $T_{TX-EYE-MEDIAN-to-MAX-JITTER}$ median is less than half of the total TX jitter budget collected over any 250 consecutive TX UIs. It should be noted that the median is not the same as the mean. The jitter median describes the point in time where the number of jitter points on either side is approximately equal as opposed to the averaged time value.
- 4. The Transmitter input impedance shall result in a differential return loss greater than or equal to 12 dB and a common mode return loss greater than or equal to 6 dB over a frequency range of 50 MHz to 1.25 GHz. This input impedance requirement applies to all valid input levels. The reference impedance for return loss measurements is 50Ω to ground for both the D+ and D- line (that is, as measured by a Vector Network Analyzer with 50Ω probes; see Figure 17-3). Note that the series capacitors C_{TX} is optional for the return loss measurement.
- 5. Measured between 20–80% at transmitter package pins into a test load as shown in Figure 17-3 for both V_{TX-D+} and V_{TX-D-} .
- 6. See Section 4.3.1.8 of the PCI Express Base Specifications Rev 1.0a.
- 7. See Section 4.2.6.3 of the PCI Express Base Specifications Rev 1.0a.
- 8. PC8548E SerDes transmitter does not have CTX built in. An external AC coupling capacitor is required.

17.4.2 Transmitter Compliance Eye Diagrams

The TX eye diagram in Figure 17-1 is specified using the passive compliance/test measurement load (see Figure 17-3) in place of any real PCI Express interconnect + RX component.


There are two eye diagrams that must be met for the transmitter. Both eye diagrams must be aligned in time using the jitter median to locate the center of the eye diagram. The different eye diagrams will differ in voltage depending whether it is a transition bit or a de-emphasized bit. The exact reduced voltage level of the de-emphasized bit will always be relative to the transition bit.

The eye diagram must be valid for any 250 consecutive UIs.

A recovered TX UI is calculated over 3500 consecutive unit intervals of sample data. The eye diagram is created using all edges of the 250 consecutive UI in the center of the 3500 UI used for calculating the TX UI.

Note: It is recommended that the recovered TX UI is calculated using all edges in the 3500 consecutive UI interval with a fit algorithm using a minimization merit function (i.e., least squares and median deviation fits).

Figure 17-1. Minimum Transmitter Timing and Voltage Output Compliance Specifications



17.4.3 Differential Receiver (RX) Input Specifications

Table 17-3 defines the specifications for the differential input at all receivers (RXs). The parameters are specified at the component pins.

 Table 17-3.
 Differential Receiver (RX) Input Specifications

Symbol	Parameter	Min	Nom	Max	Units	Comments
UI	Unit Interval	399.88	400	400.12	ps	Each UI is 400 ps \pm 300 ppm. UI does not account for Spread Spectrum Clock dictated variations. See Note $^{(1)}$.
V _{RX-DIFFp-p}	Differential Peak-to-Peak Output Voltage	0.175		1.200	V	$V_{RX-DIFFp-p} = 2* V_{RX-D+} - V_{RX-D-} .$ See Note ⁽²⁾ .
T _{RX-EYE}	Minimum Receiver Eye Width	0.4			UI	The maximum interconnect media and Transmitter jitter that can be tolerated by the Receiver can be derived as $T_{RX-MAX-JITTER} = 1 - T_{RX-EYE} = 0.6 \text{ UI}$. See Notes ⁽²⁾ and ⁽³⁾ .
T _{RX-EYE-} MEDIAN-to-MAX -JITTER	Maximum time between the jitter median and maximum deviation from the median			0.3	UI	Jitter is defined as the measurement variation of the crossing points ($V_{RX-DIFFp-p} = 0$ V) in relation to a recovered TX UI. A recovered TX UI is calculated over 3500 consecutive unit intervals of sample data. Jitter is measured using all edges of the 250 consecutive UI in the center of the 3500 UI used for calculating the TX UI. See Notes (2)(3)(7).
V _{RX-CM-ACp}	AC Peak Common Mode Input Voltage			150	mV	$V_{RX-CM-ACp} = V_{RXD+} - V_{RXD-} /2 + V_{RX-CM-DC}$ $V_{RX-CM-DC} = DC_{(avg)} \text{ of } V_{RX-D+} + V_{RX-D-} /2.$ See Note (2)
RL _{RX-Diff}	Differential Return Loss	15			dB	Measured over 50 MHz to 1.25 GHz with the D+ and D-lines biased at +300 mV and -300 mV, respectively. See Note (4)
RL _{RX-CM}	Common Mode Return Loss	6			dB	Measured over 50 MHz to 1.25 GHz with the D+ and D-lines biased at OV. See Note (4)
Z _{RX-DIFF-DC}	DC Differential Input Impedance	80	100	120	Ω	RX DC Differential ⁽⁵⁾
Z _{RX-DC}	DC Input Impedance	40	50	60	Ω	Required RX D+ as well as D-DC Impedance (50 ± 20% tolerance). See Notes ⁽²⁾ and ⁽⁵⁾
Z _{RX-HIGH-IMP-DC}	Powered Down DC Input Impedance	200 k			Ω	Required RX D+ as well as D-DC Impedance when the Receiver terminations do not have power. See Note ⁽⁶⁾

Table 17-3. Differential Receiver (RX) Input Specifications (Continued)

Symbol	Parameter	Min	Nom	Max	Units	Comments
V _{RX-IDLE-DET-DIFFp-p}	Electrical Idle Detect Threshold	65		175	mV	$V_{RX-IDLE-DET-DIFFp-p}$ = 2* $ V_{RX-D+} - V_{RX-D-} $. Measured at the package pins of the Receiver
T _{RX-IDLE-DET-DIFF-ENTERTIME}	Unexpected Electrical Idle Enter Detect Threshold Integration Time			10	ms	An unexpected Electrical Idle ($V_{RX\text{-DIFFp-p}} < V_{RX\text{-IDLE-DET-DIFFp-p}}$) must be recognized no longer than $T_{RX\text{-IDLE-DET-DIFF-ENTERING}}$ to signal an unexpected idle condition.
L _{TX-SKEW}	Total	Skew		20	ns	Skew across all lanes on a Link. This includes variation in the length of SKP ordered set (e.g. COM and one to five Symbols) at the RX as well as any delay differences arising from the interconnect itself.

Notes: 1. No test load is necessarily associated with this value.

- Specified at the measurement point and measured over any 250 consecutive UIs. The test load in Figure 17-3 should be used as the RX device when taking measurements (also refer to the Receiver compliance eye diagram shown in Figure 17-2). If the clocks to the RX and TX are not derived from the same reference clock, the TX UI recovered from 3500 consecutive UI must be used as a reference for the eye diagram.
- 3. A T_{RX-EYE} = 0.40 UI provides for a total sum of 0.60 UI deterministic and random jitter budget for the Transmitter and interconnect collected any 250 consecutive UIs. The T_{RX-EYE-MEDIAN-to-MAX-JITTER} specification ensures a jitter distribution in which the median and the maximum deviation from the median is less than half of the total. UI jitter budget collected over any 250 consecutive TX UIs. It should be noted that the median is not the same as the mean. The jitter median describes the point in time where the number of jitter points on either side is approximately equal as opposed to the averaged time value. If the clocks to the RX and TX are not derived from the same reference clock, the TX UI recovered from 3500 consecutive UI must be used as the reference for the eye diagram.
- 4. The Receiver input impedance shall result in a differential return loss greater than or equal to 15 dB with the D+ line biased to 300 mV and the D- line biased to -300 mV and a common mode return loss greater than or equal to 6 dB (no bias required) over a frequency range of 50 MHz to 1.25 GHz. This input impedance requirement applies to all valid input levels. The reference impedance for return loss measurements for is 50Ω to ground for both the D+ and D- line (that is, as measured by a Vector Network Analyzer with 50Ω probes see Figure 17-3). Note: that the series capacitors CTX is optional for the return loss measurement.
- 5. Impedance during all LTSSM states. When transitioning from a Fundamental Reset to Detect (the initial state of the LTSSM) there is a 5 ms transition time before Receiver termination values must be met on all un-configured Lanes of a Port.
- 6. The RX DC Common Mode Impedance that exists when no power is present or Fundamental Reset is asserted. This helps ensure that the Receiver Detect circuit will not falsely assume a Receiver is powered on when it is not. This term must be measured at 300 mV above the RX ground.
- 7. It is recommended that the recovered TX UI is calculated using all edges in the 3500 consecutive UI interval with a fit algorithm using a minimization merit function. Least squares and median deviation fits have worked well with experimental and simulated data.

17.5 Receiver Compliance Eye Diagrams

The RX eye diagram in Figure 17-2 is specified using the passive compliance/test measurement load (see Figure 17-3) in place of any real PCI Express RX component.


Note: In general, the minimum Receiver eye diagram measured with the compliance/test measurement load (see Figure 17-3) will be larger than the minimum Receiver eye diagram measured over a range of systems at the input Receiver of any real PCI Express component. The degraded eye diagram at the input Receiver is due to traces internal to the package as well as silicon parasitic characteristics which cause the real PCI Express component to vary in impedance from the compliance/test measurement load. The input Receiver eye diagram is implementation specific and is not specified. RX component designer should provide additional margin to adequately compensate for the degraded minimum Receiver eye diagram (shown in Figure 17-2) expected at the input Receiver based on some adequate combination of system simulations and the Return Loss measured looking into the RX package and silicon. The RX eye diagram must be aligned in time using the jitter median to locate the center of the eye diagram.

The eye diagram must be valid for any 250 consecutive UIs.

A recovered TX UI is calculated over 3500 consecutive unit intervals of sample data. The eye diagram is created using all edges of the 250 consecutive UI in the center of the 3500 UI used for calculating the TX UI.

Note: The reference impedance for return loss measurements is 50. to ground for both the D+ and D- line (i.e., as measured by a Vector Network Analyzer with 50. probes; see Figure 17-3). Note that the series capacitors, CTX, are optional for the return loss measurement.

Figure 17-2. Minimum Receiver Eye Timing and Voltage Compliance Specification




17.5.1 Compliance Test and Measurement Load

The AC timing and voltage parameters must be verified at the measurement point, as specified within 0.2 inches of the package pins, into a test/measurement load shown in Figure 17-3.

Note: The allowance of the measurement point to be within 0.2 inches of the package pins is meant to acknowledge that package/board routing may benefit from D+ and D- not being exactly matched in length at the package pin boundary.

Figure 17-3. Compliance Test/Measurement Load



18. SERIAL RAPIDIO

This section describes the DC and AC electrical specifications for the RapidIO interface of the PC8548E, for the LP-Serial physical layer. The electrical specifications cover both single and multiple-lane links. Two transmitters (short run and long run) and a single receiver are specified for each of three baud rates, 1.25, 2.50, and 3.125 GBaud.

Two transmitter specifications allow for solutions ranging from simple board-to-board interconnect to driving two connectors across a backplane. A single receiver specification is given that will accept signals from both the short run and long run transmitter specifications.

The short run transmitter should be used mainly for chip-to-chip connections on either the same printed circuit board or across a single connector. This covers the case where connections are made to a mezzanine (daughter) card. The minimum swings of the short run specification reduce the overall power used by the transceivers.

The long run transmitter specifications use larger voltage swings that are capable of driving signals across backplanes. This allows a user to drive signals across two connectors and a backplane. The specifications allow a distance of at least 50 cm at all baud rates.

All unit intervals are specified with a tolerance of ± 100 ppm. The worst case frequency difference between any transmit and receive clock will be 200 ppm.

To ensure interoperability between drivers and receivers of different vendors and technologies, AC coupling at the receiver input must be used.

18.1 DC Requirements for Serial RapidIO SD_REF_CLK and SD_REF_CLK

For more information, see Section 17.1 "DC Requirements for PCI Express SD_REF_CLK and SD_REF_CLK" on page 69.

18.2 AC Requirements for Serial RapidIO SD_REF_CLK and SD_REF_CLK

Table 18-1 lists the Serial RapidIO SDn REF CLK and SDn REF CLK AC requirements.

Table 18-1. SD*n*_REF_CLK and SD*n*_REF_CLK AC Requirements


Symbol	Parameter Description	Min	Typical	Max	Units	Comments
t _{REF}	REFCLK cycle time	-	10(8)	-	ns	8 ns applies only to serial RapidIO with 125-MHz reference clock
t _{REFCJ}	REFCLK cycle-to-cycle jitter. Difference in the period of any two adjacent REFCLK cycles	-	-	80	ps	-
t _{REFPJ}	Phase jitter. Deviation in edge location with respect to mean edge location	-40	-	40	ps	

18.3 Signal Definitions

LP-Serial links use differential signaling. This section defines terms used in the description and specification of differential signals. Figure 18-1 shows how the signals are defined. The figures show waveforms for either a transmitter output (TD and $\overline{\text{TD}}$) or a receiver input (RD and $\overline{\text{RD}}$). Each signal swings between A Volts and B Volts where A > B. Using these waveforms, the definitions are as follows:

- 1. The transmitter output signals and the receiver input signals TD, TD, RD and RD each have a peak-to-peak swing of A B Volts
- 2. The differential output signal of the transmitter, V_{OD} , is defined as V_{TD} - $V_{\overline{TD}}$
- 3. The differential input signal of the receiver, V_{ID} , is defined as V_{RD} - $V\overline{RD}$
- 4. The differential output signal of the transmitter and the differential input signal of the receiver each range from A B to -(A B) Volts
- 5. The peak value of the differential transmitter output signal and the differential receiver input signal is A B Volts
- 6. The peak-to-peak value of the differential transmitter output signal and the differential receiver input signal is 2 * (A B) Volts

Figure 18-1. Differential Peak-to-Peak Voltage of Transmitter or Receiver



To illustrate these definitions using real values, consider the case of a CML (Current Mode Logic) transmitter that has a common mode voltage of 2.25V and each of its outputs, TD and TD, has a swing that goes between 2.5V and 2.0V. Using these values, the peak-to-peak voltage swing of the signals TD and TD is 500 mV p-p. The differential output signal ranges between 500 mV and –500 mV. The peak differential voltage is 500 mV. The peak-to-peak differential voltage is 1000 mV p-p.

18.4 Equalization

With the use of high speed serial links, the interconnect media will cause degradation of the signal at the receiver. Effects such as Inter-Symbol Interference (ISI) or data dependent jitter are produced. This loss can be large enough to degrade the eye opening at the receiver beyond what is allowed in the specification.

To negate a portion of these effects, equalization can be used. The most common equalization techniques that can be used are:

- A passive high pass filter network placed at the receiver. This is often referred to as passive equalization.
- The use of active circuits in the receiver. This is often referred to as adaptive equalization.

18.5 Explanatory Note on Transmitter and Receiver Specifications

AC electrical specifications are given for transmitter and receiver. Long run and short run interfaces at three baud rates (a total of six cases) are described.

The parameters for the AC electrical specifications are guided by the XAUI electrical interface specified in Clause 47 of IEEE 802.3ae-2002.

XAUI has similar application goals to serial RapidIO, as described in Section 8.1 "Enhanced Three-Speed Ethernet Controller (eTSEC) (10/100/1Gb Mbps) – GMII/MII/TBI/ RGMII/RTBI/RMII Electrical Characteristics" on page 25. The goal of this standard is that electrical designs for serial RapidIO can reuse electrical designs for XAUI, suitably modified for applications at the baud intervals and reaches described herein.

18.6 Transmitter Specifications

LP-Serial transmitter electrical and timing specifications are stated in the text and tables of this section.

The differential return loss, S11, of the transmitter in each case shall be better than

- -10 dB for (Baud Frequency)/10 < Freq(f) < 625 MHz, and
- $-10 \text{ dB} + 10 \log(f/625 \text{ MHz}) \text{ dB for } 625 \text{ MHz} \leq \text{Freq}(f) \leq \text{Baud Frequency}$

The reference impedance for the differential return loss measurements is 100Ω resistive. Differential return loss includes contributions from on-chip circuitry, chip packaging and any off-chip components related to the driver. The output impedance requirement applies to all valid output levels.

It is recommended that the 20%–80% rise/fall time of the transmitter, as measured at the transmitter output, in each case have a minimum value 60 ps.

It is recommended that the timing skew at the output of an LP-Serial transmitter between the two signals that comprise a differential pair not exceed 25 ps at 1.25 GB, 20 ps at 2.50 GB and 15 ps at 3.125 GB.

Table 18-2. Short Run Transmitter AC Timing Specifications: 1.25 GBaud

		Range			
Characteristic	Symbol	Min	Max	Unit	Notes
Output Voltage	V _o	-0.40	2.30	V	Voltage relative to COMMON of either signal comprising a differential pair
Differential Output Voltage	V_{DIFFPP}	500	1000	mV p-p	
Deterministic Jitter	J _D	_	0.17	UI p-p	-
Total Jitter	J _T	_	0.35	UI p-p	-
Multiple output skew	S _{MO}	1	1000	ps	Skew at the transmitter output between lanes of a multilane link
Unit Interval	UI	800	800	ps	± 100 ppm

 Table 18-3.
 Short Run Transmitter AC Timing Specifications: 2.5 GBaud

		Range			
Characteristic	Symbol	Min	Max	Unit	Notes
Output Voltage,	Vo	-0.40	2.30	V	Voltage relative to COMMON of either signal comprising a differential pair
Differential Output Voltage	V_{DIFFPP}	500	1000	mV p-p	
Deterministic Jitter	J_D		0.17	UI p-p	
Total Jitter	J _T		0.35	UI p-p	
Multiple output skew	S _{MO}		1000	ps	Skew at the transmitter output between lanes of a multilane link
Unit Interval	UI	400	400	ps	± 100 ppm

 Table 18-4.
 Short Run Transmitter AC Timing Specifications: 3.125 GBaud

		Range			
Characteristic	Symbol	Min	Max	Unit	Notes
Output Voltage,	V _o	-0.40	2.30	V	Voltage relative to COMMON of either signal comprising a differential pair
Differential Output Voltage	V _{DIFFPP}	500	1000	mV p-p	
Deterministic Jitter	J _D		0.17	UI p-p	
Total Jitter	J _T		0.35	UI p-p	
Multiple output skew	S _{MO}		1000	ps	Skew at the transmitter output between lanes of a multilane link
Unit Interval	UI	320	320	ps	± 100 ppm

 Table 18-5.
 Long Run Transmitter AC Timing Specifications: 1.25 GBaud

		Range			
Characteristic	Symbol	Min	Max	Unit	Notes
Output Voltage,	V _o	-0.40	2.30	V	Voltage relative to COMMON of either signal comprising a differential pair
Differential Output Voltage	V_{DIFFPP}	800	1600	mV p-p	
Deterministic Jitter	J _D		0.17	UI p-p	
Total Jitter	J _T		0.35	UI p-p	
Multiple output skew	S _{MO}		1000	ps	Skew at the transmitter output between lanes of a multilane link
Unit Interval	UI	800	800	ps	± 100 ppm

 Table 18-6.
 Long Run Transmitter AC Timing Specifications: 2.5 GBaud

		Range			
Characteristic	Symbol	Min	Max	Unit	Notes
Output Voltage,	Vo	-0.40	2.30	V	Voltage relative to COMMON of either signal comprising a differential pair
Differential Output Voltage	V_{DIFFPP}	800	1600	mV p-p	
Deterministic Jitter	J _D		0.17	UI p-p	
Total Jitter	J _T		0.35	UI p-p	
Multiple output skew	S _{MO}		1000	ps	Skew at the transmitter output between lanes of a multilane link
Unit Interval	UI	400	400	ps	± 100 ppm

Table 18-7. Long Run Transmitter AC Timing Specifications: 3.125 GBaud

		Range			
Characteristic	Symbol	Min	Max	Unit	Notes
Output Voltage,	V _o	-0.40	2.30	V	Voltage relative to COMMON of either signal comprising a differential pair
Differential Output Voltage	V _{DIFFPP}	800	1600	mV p-p	
Deterministic Jitter	J _D		0.17	UI p-p	
Total Jitter	J _T		0.35	UI p-p	
Multiple output skew	S _{MO}		1000	ps	Skew at the transmitter output between lanes of a multilane link
Unit Interval	UI	320	320	ps	± 100 ppm

For each baud rate at which an LP-Serial transmitter is specified to operate, the output eye pattern of the transmitter shall fall entirely within the unshaded portion of the Transmitter Output Compliance Mask shown in Figure 18-2 with the parameters specified in Table 18-8 when measured at the output pins of the device and the device is driving a $100\Omega \pm 5\%$ differential resistive load. The output eye pattern of an LP-Serial transmitter that implements pre-emphasis (to equalize the link and reduce inter-symbol interference) need only comply with the Transmitter Output Compliance Mask when pre-emphasis is disabled or minimized.




Figure 18-2. Transmitter Output Compliance Mask

Table 18-8. Transmitter Differential Output Eye Diagram Parameters

Transmitter Type	V _{DIFF} min (mV)	V _{DIFF} max (mV)	A (UI)	B (UI)					
1.25 GBaud short range	250	500	0.175	0.39					
1.25 GBaud long range	400	800	0.175	0.39					
2.5 GBaud short range	250	500	0.175	0.39					
2.5 GBaud long range	400	800	0.175	0.39					
3.125 GBaud short range	250	500	0.175	0.39					
3.125 GBaud long range	400	800	0.175	0.39					

18.7 Receiver Specifications

LP-Serial receiver electrical and timing specifications are stated in the text and tables of this section.

Receiver input impedance shall result in a differential return loss better that 10 dB and a common mode return loss better than 6 dB from 100 MHz to (0.8)*(Baud Frequency). This includes contributions from on-chip circuitry, the chip package and any off-chip components related to the receiver. AC coupling components are included in this requirement. The reference impedance for return loss measurements is 100Ω resistive for differential return loss and 25Ω resistive for common mode.

Table 18-9. Receiver AC Timing Specifications: 1.25 GBaud

		Range			
Characteristic	Symbol	Min	Max	Unit	Notes
Differential Input Voltage	V _{IN}	200	1600	mV p-p	Measured at receiver
Deterministic Jitter Tolerance	J _D	0.37		UI p-p	Measured at receiver
Combined Deterministic and Random Jitter Tolerance	J_{DR}	0.55		UI p-p	Measured at receiver
Total Jitter Tolerance ⁽¹⁾	J _T	0.65		UI p-p	Measured at receiver
Multiple Input Skew	S _{MI}		24	ns	Skew at the receiver input between lanes of a multilane link
Bit Error Rate	BER		10 ⁻¹²		
Unit Interval	UI	800	800	ps	± 100 ppm

Note: 1. Total jitter is composed of three components, deterministic jitter, random jitter and single frequency sinusoidal jitter. The sinusoidal jitter may have any amplitude and frequency in the unshaded region of Figure 18-3. The sinusoidal jitter component is included to ensure margin for low frequency jitter, wander, noise, crosstalk and other variable system

Table 18-10. Receiver AC Timing Specifications: 2.5 GBaud

effects.

		Ra	Range		
Characteristic	Symbol	Min	Max	Unit	Notes
Differential Input Voltage	V _{IN}	200	1600	mV p-p	Measured at receiver
Deterministic Jitter Tolerance	J _D	0.37		UI p-p	Measured at receiver
Combined Deterministic and Random Jitter Tolerance	J_{DR}	0.55		UI p-p	Measured at receiver
Total Jitter Tolerance ⁽¹⁾	J _T	0.65		UI p-p	Measured at receiver
Multiple Input Skew	S _{MI}		24	ns	Skew at the receiver input between lanes of a multilane link
Bit Error Rate	BER		10 ⁻¹²		
Unit Interval	UI	400	400	ps	± 100 ppm


Note: 1. Total jitter is composed of three components, deterministic jitter, random jitter and single frequency sinusoidal jitter. The sinusoidal jitter may have any amplitude and frequency in the unshaded region of Figure 18-3. The sinusoidal jitter component is included to ensure margin for low frequency jitter, wander, noise, crosstalk and other variable system effects.

Table 18-11. Receiver AC Timing Specifications: 3.125 GBaud

		Range			
Characteristic	Symbol	Min	Max	Unit	Notes
Differential Input Voltage	V _{IN}	200	1600	mV p-p	Measured at receiver
Deterministic Jitter Tolerance	J_{D}	0.37		UI p-p	Measured at receiver
Combined Deterministic and Random Jitter Tolerance	J_{DR}	0.55		UI p-p	Measured at receiver
Total Jitter Tolerance ⁽¹⁾	J _T	0.65		UI p-p	Measured at receiver
Multiple Input Skew	S _{MI}		22	ns	Skew at the receiver input between lanes of a multilane link
Bit Error Rate	BER		10 ⁻¹²		
Unit Interval	UI	320	320	ps	± 100 ppm

Note: 1. Total jitter is composed of three components, deterministic jitter, random jitter and single frequency sinusoidal jitter. The sinusoidal jitter may have any amplitude and frequency in the unshaded region of Figure 18-3. The sinusoidal jitter component is included to ensure margin for low frequency jitter, wander, noise, crosstalk and other variable system effects.

Figure 18-3. Single Frequency Sinusoidal Jitter Limits



18.8 Receiver Eye Diagrams

For each baud rate at which an LP-Serial receiver is specified to operate, the receiver shall meet the corresponding Bit Error Rate specification (Table 18-9, Table 18-10, Table 18-11) when the eye pattern of the receiver test signal (exclusive of sinusoidal jitter) falls entirely within the unshaded portion of the Receiver Input Compliance Mask shown in Figure 18-4 with the parameters specified in Table 18-12. The eye pattern of the receiver test signal is measured at the input pins of the receiving device with the device replaced with a 100 Ohm \pm 5% differential resistive load.




Figure 18-4. Receiver Input Compliance Mask

Table 18-12. Receiver Input Compliance Mask Parameters Exclusive of Sinusoidal Jitter

Receiver Type	V _{DIFF} min (mV)	V _{DIFF} max (mV)	A (UI)	B (UI)
1.25 GBaud	100	800	0.275	0.400
2.5 GBaud	100	800	0.275	0.400
3.125 GBaud	100	800	0.275	0.400

18.9 Measurement and Test Requirements

Since the LP-Serial electrical specification are guided by the XAUI electrical interface specified in Clause 47 of IEEE 802.3ae-2002, the measurement and test requirements defined here are similarly guided by Clause 47. In addition, the CJPAT test pattern defined in Annex 48A of IEEE802.3ae-2002 is specified as the test pattern for use in eye pattern and jitter measurements. Annex 48B of IEEE802.3ae-2002 is recommended as a reference for additional information on jitter test methods.

18.9.1 Eye Template Measurements

For the purpose of eye template measurements, the effects of a single-pole high pass filter with a 3 dB point at (Baud Frequency)/1667 is applied to the jitter. The data pattern for template measurements is the Continuous Jitter Test Pattern (CJPAT) defined in Annex 48A of IEEE802.3ae. All lanes of the LP-Serial link shall be active in both the transmit and receive directions, and opposite ends of the links shall use asynchronous clocks. Four lane implementations shall use CJPAT as defined in Annex 48A. Single lane implementations shall use the CJPAT sequence specified in Annex 48A for transmission on lane 0. The amount of data represented in the eye shall be adequate to ensure that the bit error ratio is less than 10^{-12} . The eye pattern shall be measured with AC coupling and the compliance template centered at 0V differential. The left and right edges of the template shall be aligned with the mean zero crossing points of the measured data eye. The load for this test shall be 100 Ohms resistive $\pm 5\%$ differential to 2.5 GHz.

18.9.2 Jitter Test Measurements

For the purpose of jitter measurement, the effects of a single-pole high pass filter with a 3 dB point at (Baud Frequency)/1667 is applied to the jitter. The data pattern for jitter measurements is the Continuous Jitter Test Pattern (CJPAT) pattern defined in Annex 48A of IEEE802.3ae. All lanes of the LP-Serial link shall be active in both the transmit and receive directions, and opposite ends of the links shall use asynchronous clocks. Four lane implementations shall use CJPAT as defined in Annex 48A. Single lane implementations shall use the CJPAT sequence specified in Annex 48A for transmission on lane 0. Jitter shall be measured with AC coupling and at 0V differential. Jitter measurement for the transmitter (or for calibration of a jitter tolerance setup) shall be performed with a test procedure resulting in a BER curve such as that described in Annex 48B of IEEE802.3ae.

18.9.3 Transmit Jitter

Transmit jitter is measured at the driver output when terminated into a load of 100 Ohms resistive \pm 5% differential to 2.5 GHz.

18.9.4 Jitter Tolerance

Jitter tolerance is measured at the receiver using a jitter tolerance test signal. This signal is obtained by first producing the sum of deterministic and random jitter defined in Section 18.7 "Receiver Specifications" on page 83, and then adjusting the signal amplitude until the data eye contacts the 6 points of the minimum eye opening of the receive template shown in Figure 18-4 and Table 18-12. Note that for this to occur, the test signal must have vertical waveform symmetry about the average value and have horizontal symmetry (including jitter) about the mean zero crossing. Eye template measurement requirements are as defined above. Random jitter is calibrated using a high pass filter with a low frequency corner at 20 MHz and a 20 dB/decade roll-off below this. The required sinusoidal jitter specified in Section 18.7, is then added to the signal and the test load is replaced by the receiver being tested.

19. PACKAGE DESCRIPTION

This section details package parameters, pin assignments, and dimensions.

19.1 Package Parameters

The package parameters for both the HiCTE FC-CBGA and FC-PBGA are provided in Table 19-1.

Table 19-1. Package Parameters

Parameter	CBGA ⁽¹⁾	PBGA ⁽²⁾
Package outline	29 mm × 29 mm	29 mm × 29 mm
Interconnects	783	783
Ball pitch	1 mm	1 mm
Ball diameter (typical)	0.6 mm	0.6 mm
Solder ball (eutectic)	63% Sn 37% Pb 0% Ag	63% Sn 37% Pb 0% Ag
Solder ball high lead ⁽³⁾	90% Pb 10% Sn	N.A.
Solder ball (lead-free)	96,5% Sn 3% Ag 0.5% Cu	96.5% Sn 3.5% Ag


Notes: 1. The HiCTE FC-CBGA package is available on Version 2.1 of the device.

- 2. The FC-PBGA package is available on versions 2.1.1, 2.1.2, and 3.x of the device.
- 3. High lead solder spheres are upon request.

19.2 Mechanical Dimensions of the HiCTE FC-CBGA and FC-PBGA with Full Lid

The following figures show the mechanical dimensions and bottom surface nomenclature for the PC8548E HiCTE FC-CBGA and FC-PBGA packages.

Figure 19-1. Mechanical Dimensions and Bottom Surface Nomenclature of the HiCTE FC-CBGA and FC-PBGA with Full Lid



Notes: 1. All dimensions are in millimeters.

- 2. Dimensioning and tolerancing per ASME Y14.5M-1994.
- 3. Maximum solder ball diameter measured parallel to datum A.
- 4. Datum A, the seating plane, is determined by the spherical crowns of the solder balls.
- 5. Parallelism measurement shall exclude any effect of mark on top surface of package.
- 6. All dimensions are symetric across the package center lines unless dimensioned otherwise.

783X 🛆 0.2 A 29 В С Ø1±0.25 PIN 1 THRU HOLE // 0.25 A SEATING PLANE 0.35 A 28.6±0.1 22.6±0.1 29 TOP VIEW -0.46 ± 0.1 1.4±0.05-1.17±0.12 -3.13±0.164 BOTTOM VIEW SIDE VIEW

Figure 19-2. Mechanical Dimensions and Bottom Surface Nomenclature of the FC-PBGA with Stamped Lid

19.3 Pinout Listings

Note: The DMA_DACK[0:1] and TEST_SEL/ TEST_SEL pins must be set to a proper state during POR

configuration. Please refer to the pinlist table of the individual device for more details.

For PC8548/47/45, GPIOs are still available on PCI1_AD[63:32]/PC2_AD[31:0] pins if they are not used for

PCI funcationality.

For PC8545/43, eTSEC does not support 16 bit FIFO mode.

Table 19-2 provides the pinout listing for the PC8548E 783 HITCE package.

Table 19-2. PC8548E Pinout Listing

Signal	Package Pin Number	Pin Type	Power Supply	Notes
	PCI1 and PCI2 (one 64-bit or two 32-bit)			
PCI1_AD[63:32]/PCI2_AD[31:0]	AB14, AC15, AA15, Y16, W16, AB16, AC16, AA16, AE17, AA18, W18, AC17, AD16, AE16, Y17, AC18, AB18, AA19, AB19, AB21, AA20, AC20, AB20, AB22, AC22, AD21, AB23, AF23, AD23, AE23, AC23, AC24	1/0	OV _{DD}	(17)
PCI1_AD[31:0]	AH6, AE7, AF7, AG7, AH7, AF8, AH8, AE9, AH9, AC10, AB10, AD10, AG10, AA10, AH10, AA11, AB12, AE12, AG12, AH12, AB13, AA12, AC13, AE13, Y14, W13, AG13, V14, AH13, AC14, Y15, AB15	1/0	OV _{DD}	(17)
PCI1_C_BE[7:4]/PCI2_C_BE[3:0]	AF15, AD14, AE15, AD15	1/0	OV_{DD}	(17)
PCI1_C_BE[3:0]	AF9, AD11, Y12, Y13	1/0	OV_DD	(17)
PCI1_PAR64/PCI2_PAR	W15	1/0	OV _{DD}	
PCI1_GNT[4:1]	AG6, AE6, AF5, AH5	0	OV _{DD}	(5)(9)(35)
PCI1_GNT0	AG5	1/0	OV _{DD}	_
PCI1_IRDY	AF11	1/0	OV _{DD}	(2)
PCI1_PAR	AD12	1/0	OV _{DD}	_
PCI1_PERR	AC12	1/0	OV _{DD}	(2)
PCI1_SERR	V13	1/0	OV _{DD}	(2)(4)
PCI1_STOP	W12	1/0	OV _{DD}	(2)
PCI1_TRDY	AG11	1/0	OV _{DD}	(2)
PCI1_REQ[4:1]	AH2, AG4, AG3, AH4	I	OV _{DD}	_
PCI1_REQ0	AH3	1/0	OV _{DD}	_
PCI1_CLK	AH26	I	OV _{DD}	(39)
PCI1_DEVSEL	AH11	1/0	OV _{DD}	(2)
PCI1_FRAME	AE11	1/0	OV _{DD}	(2)
PCI1_IDSEL	AG9	I	OV _{DD}	_
PCI1_REQ64/PCI2_FRAME	AF14	1/0	OV _{DD}	(2)(5)(10)
PCI1_ACK64/PCI2_DEVSEL	V15	1/0	OV _{DD}	(2)
PCI2_CLK	AE28	I	OV _{DD}	(39)
PCI2_IRDY	AD26	1/0	OV _{DD}	(2)
PCI2_PERR	AD25	1/0	OV_{DD}	(2)

Table 19-2.PC8548E Pinout Listing (Continued)

Signal	Package Pin Number	Pin Type	Power Supply	Notes
PCI2_GNT[4:1]	AE26, AG24, AF25, AE25	0	OV _{DD}	(5)(9)(35)
PCI2_GNT0	AG25	I/O	OV _{DD}	_
PCI2_SERR	AD24	I/O	OV _{DD}	(2)(4)
PCI2_STOP	AF24	I/O	OV _{DD}	(2)
PCI2_TRDY	AD27	I/O	OV _{DD}	(2)
PCI2_REQ[4:1]	AD28, AE27, W17, AF26	I	OV _{DD}	_
PCI2_REQ0	AH25	I/O	OV _{DD}	_
	DDR SDRAM Memory Interface			
MDQ[0:63]	L18, J18, K14, L13, L19, M18, L15, L14, A17, B17, A13, B12, C18, B18, B13, A12, H18, F18, J14, F15, K19, J19, H16, K15, D17, G16, K13, D14, D18, F17, F14, E14, A7, A6, D5, A4, C8, D7, B5, B4, A2, B1, D1, E4, A3, B2, D2, E3, F3, G4, J5, K5, F6, G5, J6, K4, J1, K2, M5, M3, J3, J2, L1, M6	1/0	GV _{DD}	_
MECC[0:7]	H13, F13, F11, C11, J13, G13, D12, M12	I/O	GV _{DD}	-
MDM[0:8]	M17, C16, K17, E16, B6, C4, H4, K1, E13	0	GV _{DD}	_
MDQS[0:8]	M15, A16, G17, G14, A5, D3, H1, L2, C13	I/O	GV _{DD}	_
MDQS[0:8]	L17, B16, J16, H14, C6, C2, H3, L4, D13	I/O	GV _{DD}	_
MA[0:15]	A8, F9, D9, B9, A9, L10, M10, H10, K10, G10, B8, E10, B10, G6, A10, L11	0	GV _{DD}	-
MBA[0:2]	F7, J7, M11	0	GV _{DD}	-
MWE	E7	0	GV _{DD}	-
MCAS	H7	0	GV _{DD}	_
MRAS	L8	0	GV _{DD}	-
MCKE[0:3]	F10, C10, J11, H11	0	GV _{DD}	(11)
MCS[0:3]	K8, J8, G8, F8	0	GV _{DD}	_
MCK[0:5]	H9, B15, G2, M9, A14, F1	0	GV _{DD}	_
MCK[0:5]	J9, A15, G1, L9, B14, F2	0	GV _{DD}	-
MODT[0:3]	E6, K6, L7, M7	0	GV _{DD}	_
MDIC[0:1]	A19, B19	I/O	GV _{DD}	(36)
	Local Bus Controller Interface			
LAD[0:31]	E27, B20, H19, F25, A20, C19, E28, J23, A25, K22, B28, D27, D19, J22, K20, D28, D25, B25, E22, F21, C25, C22, B23, F20, A23, A22, E19, A21, D21, F19, B21	I/O	BV _{DD}	_
LDP[0:3]	K21, C28, B26, B22	K21, C28, B26, B22 I/O		_
LA[27]	H21	0	BV _{DD}	(5)(9)
LA[28:31]	H20, A27, D26, A28	0	BV _{DD}	(5)(7)(9)
LCS[0:4]	J25, C20, J24, G26, A26	0	BV _{DD}	_

Table 19-2.PC8548E Pinout Listing (Continued)

Signal	Package Pin Number	Pin Type	Power Supply	Notes
LCS5/DMA_DREQ2	D23	I/O	BV _{DD}	(1)
LCS6/DMA_DACK2	G20	0	BV _{DD}	(1)
LCS7/DMA_DDONE2	E21	0	BV _{DD}	(1)
LWE0/LBS0/LSDDQM[0]	G25	0	BV _{DD}	(5)(9)
LWE1/LBS1/LSDDQM[1]	C23	0	BV _{DD}	(5)(9)
LWE2/LBS2/LSDDQM[2]	J21	0	BV _{DD}	(5)(9)
LWE3/LBS3/LSDDQM[3]	A24	0	BV _{DD}	(5)(9)
LALE	H24	0	BV _{DD}	(5)(8)(9)
LBCTL	G27	0	BV _{DD}	(5)(8)(9)
LGPL0/LSDA10	F23	0	BV _{DD}	(5)(9)
LGPL1/LSDWE	G22	0	BV _{DD}	(5)(9)
LGPL2/LOE/LSDRAS	B27	0	BV _{DD}	(5)(8)(9)
LGPL3/LSDCAS	F24	0	BV _{DD}	(5)(9)
LGPL4/LGTA/LUPWAIT/LPBSE	H23	I/O	BV _{DD}	-
LGPL5	E26	0	BV _{DD}	(5)(9)
LCKE	E24	0	BV _{DD}	_
LCLK[0:2]	E23, D24, H22	0	BV _{DD}	_
LSYNC_IN	F27	I	BV _{DD}	_
LSYNC_OUT	F28	0	BV _{DD}	_
	DMA			
DMA_DACK[0:1]	AD3, AE1	0	OV _{DD}	(5)(9)(102)
DMA_DREQ[0:1]	AD4, AE2	I	OV _{DD}	-
DMA_DDONE[0:1]	AD2, AD1	0	OV _{DD}	-
	Programmable Interrupt Controller			
UDE	AH16	I	OV _{DD}	-
MCP	AG19	I	OV _{DD}	-
IRQ[0:7]	AG23, AF18, AE18, AF20, AG18, AF17, AH24, AE20	I	OV _{DD}	-
IRQ[8]	AF19	I	OV _{DD}	_
IRQ[9]/DMA_DREQ3	AF21	I	OV _{DD}	(1)
IRQ[10]/DMA_DACK3	AE19	I/O	OV _{DD}	(1)
IRQ[11]/DMA_DDONE3	AD20	I/O	OV _{DD}	(1)
IRQ_OUT	AD18	0	OV _{DD}	(2)(4)
	Ethernet Management Interface			
EC_MDC	AB9	0	OV _{DD}	(5)(9)

Table 19-2.PC8548E Pinout Listing (Continued)

Signal	Package Pin Number	Pin Type	Power Supply	Notes
	Gigabit Reference Clock	-		
EC_GTX_CLK125	V11	I	LV _{DD}	_
	Three-SpeeDEthernet Controller (Gigabit Ethe	ernet 1)	•	
TSEC1_RXD[7:0]	R5, U1, R3, U2, V3, V1, T3, T2	I	LV _{DD}	_
TSEC1_TXD[7:0]	T10, V7, U10, U5, U4, V6, T5, T8	0	LV _{DD}	(5)(9)
TSEC1_COL	R4	I	LV _{DD}	-
TSEC1_CRS	V5	1/0	LV _{DD}	(20)
TSEC1_GTX_CLK	U7	0	LV _{DD}	-
TSEC1_RX_CLK	U3	I	LV _{DD}	-
TSEC1_RX_DV	V2	ı	LV _{DD}	_
TSEC1_RX_ER	T1	I	LV _{DD}	-
TSEC1_TX_CLK	Т6	I	LV _{DD}	-
TSEC1_TX_EN	U9	0	LV _{DD}	(30)
TSEC1_TX_ER	Т7	0	LV _{DD}	-
	Three-Speed Ethernet Controller (Gigabit Ethernet 2)			-
TSEC2_RXD[7:0]	P2, R2, N1, N2, P3, M2, M1, N3	ı		-
TSEC2_TXD[7:0]	N9, N10, P8, N7, R9, N5, R8, N6	0		(5)(9)(33)
TSEC2_COL	P1	I		-
TSEC2_CRS	R6	1/0		(20)
TSEC2_GTX_CLK	P6	0		-
TSEC2_RX_CLK	N4	I		-
TSEC2_RX_DV	P5	I		-
TSEC2_RX_ER	R1	I	LV _{DD}	-
TSEC2_TX_CLK	P10	I	LV _{DD}	-
TSEC2_TX_EN	P7	0	LV _{DD}	(30)
TSEC2_TX_ER	R10	0	LV _{DD}	(5)(9) (33)
	Three-Speed Ethernet Controller (Gigabit Ethe	ernet 3)	•	
TSEC3_TXD[3:0]	V8, W10, Y10, W7	0	TV _{DD}	(5)(9) (29)
TSEC3_RXD[3:0]	Y1, W3, W5, W4	I	TV _{DD}	-
TSEC3_GTX_CLK	W8	0	TV _{DD}	-
TSEC3_RX_CLK	W2	I	TV _{DD}	-
TSEC3_RX_DV	W1	I	TV _{DD}	-
TSEC3_RX_ER	Y2	I	TV _{DD}	_

Table 19-2.PC8548E Pinout Listing (Continued)

Signal	Package Pin Number	Pin Type	Power Supply	Notes
TSEC3_TX_CLK	V10	I	TV _{DD}	_
TSEC3_TX_EN	V9	0	TV _{DD}	(30)
	Three-Speed Ethernet Controller (Gigabit Ethernet 4)			
TSEC4_TXD[3:0]/TSEC3_TXD[7:4]	AB8, Y7, AA7, Y8	0	TV _{DD}	(1)(5)(9) (29)
TSEC4_RXD[3:0]/TSEC3_RXD[7:4]	AA1, Y3, AA2, AA4	I	TV _{DD}	(1)
TSEC4_GTX_CLK	AA5	0	TV _{DD}	_
TSEC4_RX_CLK/TSEC3_COL	Y5	I	TV _{DD}	(1)
TSEC4_RX_DV/TSEC3_CRS	AA3	I/O	TV _{DD}	(1)(31)
TSEC4_TX_EN/TSEC3_TX_ER	AB6	0	TV _{DD}	(1)(30)
	DUART			
UART_CTS[0:1]	AB3, AC5	I	OV _{DD}	_
UART_RTS[0:1]	AC6, AD7	0	OV _{DD}	_
UART_SIN[0:1]	AB5, AC7	I	OV _{DD}	-
UART_SOUT[0:1]	AB7, AD8	0	OV _{DD}	_
	I ² C interface		•	
IIC1_SCL	AG22	1/0	OV _{DD}	(4)(27)
IIC1_SDA	AG21	1/0	OV _{DD}	(4)(27)
IIC2_SCL	AG15	1/0	OV _{DD}	(4)(27)
IIC2_SDA	AG14	1/0	OV _{DD}	(4)(27)
	SerDes			
SD_RX[0:7]	M28, N26, P28, R26, W26, Y28, AA26, AB28	I	XV _{DD}	_
SD_RX[0:7]	M27, N25, P27, R25, W25, Y27, AA25, AB27	I	XV _{DD}	_
SD_TX[0:7]	M22, N20, P22, R20, U20, V22, W20, Y22	0	XV _{DD}	-
SD_TX[0:7]	M23, N21, P23, R21, U21, V23, W21, Y23	0	XV_{DD}	_
SD_PLL_TPD	U28	0	XV _{DD}	(24)
SD_REF_CLK	T28	I	XV _{DD}	(3)
SD_REF_CLK	T27	I	XV _{DD}	(3)
Reserved	AC1, AC3	-	_	(2)
Reserved	M26, V28	_	_	(32)
Reserved	M25, V27	_	_	(34)
Reserved	M20, M21, T22, T23	-	-	(38)
	General-Purpose Output	•	· ·	
GPOUT[24:31]	K26, K25, H27, G28, H25, J26, K24, K23	0	BV _{DD}	-
	System Control	1		

Table 19-2.PC8548E Pinout Listing (Continued)

Signal	Package Pin Number	Pin Type	Power Supply	Notes
HRESET	AG17	I	OV _{DD}	_
HRESET_REQ	AG16	0	OV _{DD}	(29)
SRESET	AG20	I	OV _{DD}	_
CKSTP_IN	AA9	ı	OV _{DD}	_
CKSTP_OUT	AA8	0	OV _{DD}	(2)(4)
	Debug			
TRIG_IN	AB2	I	OV _{DD}	_
TRIG_OUT/READY/QUIESCE	AB1	0	OV _{DD}	(6)(9)(19)(2 9)
MSRCID[0:1]	AE4, AG2	0	OV _{DD}	(5)(6)(9)
MSRCID[2:4]	AF3, AF1, AF2	0	OV _{DD}	(6)(19)(29)
MDVAL	AE5	0	OV _{DD}	(6)
CLK_OUT	AE21	0	OV _{DD}	(11)
	Clock	·		
RTC	AF16	I	OV _{DD}	_
SYSCLK	AH17	ı	OV _{DD}	_
	JTAG			
TCK	AG28	I	OV _{DD}	-
TDI	AH28	I	OV _{DD}	(12)
TDO	AF28	0	OV _{DD}	-
TMS	AH27	I	OV_DD	(12)
TRST	AH23	I	OV _{DD}	(12)
	DFT			
L1_TSTCLK	AC25	I	OV_{DD}	(25)
L2_TSTCLK	AE22	I	OV _{DD}	(25)
LSSD_MODE	AH20	1	OV _{DD}	(25)
TEST_SEL	AH14	I	OV _{DD}	(25)
	Thermal Management			
THERM0	AG1		_	(14)
THERM1	AH1		_	(14)
	Power Management			
ASLEEP	AH18	0	OV _{DD}	(9)(19)(29)
	Power and Ground Signals			

Table 19-2.PC8548E Pinout Listing (Continued)

Signal	Package Pin Number	Pin Type	Power Supply	Notes
GND	A11, B7, B24, C1, C3, C5, C12, C15, C26, D8, D11, D16, D20, D22, E1, E5, E9, E12, E15, E17, F4, F26, G12, G15, G18, G21, G24, H2, H6, H8, H28, J4, J12, J15, J17, J27, K7, K9, K11, K27, L3, L5, L12, L16, N11, N13, N15, N17, N19, P4, P9, P12, P14, P16, P18, R11, R13, R15, R17, R19, T4, T12, T14, T16, T18, U8, U11, U13, U15, U17, U19, V4, V12, V18, W6, W19, Y4, Y9, Y11, Y19, AA6, AA14, AA17, AA22, AA23, AB4, AC2, AC11, AC19, AC26, AD5, AD9, AD22, AE3, AE14, AF6, AF10, AF13, AG8, AG27 K28, L24, L26, N24, N27, P25, R28, T24, T26, U24, V25, W28, Y24, Y26, AA24, AA27, AB25, AC28 L21, L23, N22, P20, R23, T21, U22, V20, W23, Y21 U27		-	-
OVDD	V16, W11, W14, Y18, AA13, AA21, AB11, AB17, AB24, AC4, AC9, AC21, AD6, AD13, AD17, AD19, AE10, AE8, AE24, AF4, AF12, AF22, AF27, AG26	Power for PCI and other standards (3.3V)	OV _{DD}	-
LVDD	N8, R7, T9, U6	Power for TSEC1 and TSEC2 (2.5V ,3.3V)	LV _{DD}	-
TVDD	W9, Y6	Power for TSEC3 and TSEC4 (2,5V, 3.3V)	TV _{DD}	ı
GVDD	B3, B11, C7, C9, C14, C17, D4, D6, D10, D15, E2, E8, E11, E18, F5, F12, F16, G3, G7, G9, G11, H5, H12, H15, H17, J10, K3, K12, K16, K18, L6, M4, M8, M13	Power for DDR1 and DDR2 DRAM I/Ovoltage (1.8V,2.5V)	GV _{DD}	-
BVDD	C21, C24, C27, E20, E25, G19, G23, H26, J20	Power for Local Bus (1.8V, 2.5V, 3.3V)	BV _{DD}	-
VDD	M19, N12, N14, N16, N18, P11, P13, P15, P17, P19, R12, R14, R16, R18, T11, T13, T15, T17, T19, U12, U14, U16, U18, V17, V19	Power for Core (1.1V)	V _{DD}	-
SVDD	L25, L27, M24, N28, P24, P26, R24, R27, T25, V24, V26, W24, W27, Y25, AA28, AC27	Core Power for SerDes transceivers (1.1V)	SV _{DD}	_
XVDD	L20, L22, N23, P21, R22, T20, U23, V21, W22, Y20	Pad Power for SerDes transceivers (1.1V)	XV _{DD}	-
AVDD_LBIU	J28	Power for local bus PLL (1.1V)	_	(26)
AVDD_PCI1	AH21	Power for PCI1 PLL (1.1V)	-	(26)
AVDD_PCI2	AH22	Power for PCI2 PLL (1.1V)	_	(26)
AVDD_CORE	AH15	Power for e500 PLL (1.1V)	_	(26)

Table 19-2. PC8548E Pinout Listing (Continued)

Signal	Package Pin Number	Pin Type	Power Supply	Notes
AVDD_PLAT	AH19	Power for CCB PLL (1.1V)	-	(26)
AVDD_SRDS	U25	Power for SRDSPLL (1.1V)	_	(26)
SENSEVDD	M14	0	V _{DD}	(13)
SENSEVSS	M16	-	_	(13)
	Analog Signals			
MV_REF	A18	I Reference voltage signal for DDR	MV _{REF}	П
SD_IMP_CAL_RX	L28	ı	200Ω to GND	-
SD_IMP_CAL_TX	AB26	ı	100Ω to GND	_
SD_PLL_TPA	U26	0	_	(24)

- Notes: 1. All multiplexed signals are listed only once and do not re-occur. For example, LCS5/DMA_REQ2 is listed only once in the local bus controller section, and is not mentioned in the DMA section even though the pin also functions as DMA REQ2.
 - 2. Recommend a weak pull-up resistor (2–10 k Ω) be placed on this pin to OV_{DD}.
 - 3. A valid clock must be provided at POR if TSEC4 TXD[2] is set = 1.
 - 4. This pin is an open drain signal.
 - 5. This pin is a reset configuration pin. It has a weak internal pull-up P-FET which is enabled only when the processor is in the reset state. This pull-up is designed such that it can be overpowered by an external 4.7-k Ω pull-down resistor. However, if the signal is intended to be high after reset, and if there is any device on the net which might pull down the value of the net at reset, then a pullup or active driver is needed.
 - 6. Treat these pins as no connects (NC) unless using debug address functionality.
 - 7. The value of LA[28:31] during reset sets the CCB clock to SYSCLK PLL ratio. These pins require 4.7-k Ω pull-up or pull-down resistors. See Section 20.2, CCB/SYSCLK PLL Ratio.
 - 8. The value of LALE, LGPL2, and LBCTL at reset set the e500 core clock to CCB clock PLL ratio. These pins require 4.7-k Ω pullup or pull-down resistors. See the Section 20.3, e500 Core PLL Ratio.
 - 9. Functionally, this pin is an output, but structurally it is an I/O because it either samples configuration input during reset or because it has other manufacturing test functions. This pin therefore is described as an I/O for boundary scan.
 - 10. This pin functionally requires a pull-up resistor, but during reset it is a configuration input that controls 32- vs. 64-bit PCI operation. Therefore, it must be actively driven low during reset by reset logic if the device is to be configured to be a 64bit PCI device. See the PCI Specification.
 - 11. This output is actively driven during reset rather than being three-stated during reset.
 - 12. These JTAG pins have weak internal pull-up P-FETs that are always enabled.
 - 13. These pins are connected to the V_{DD}/GND planes internally and may be used by the core power supply to improve tracking and regulation.
 - 14. Internal thermally sensitive resistor.
 - 15. No connections must be made to these pins if they are not used.
 - 16. These pins are not connected for any use.

- 17. PCI specifications recommend that a weak pull-up resistor (210 k Ω) be placed on the higher order pins to OV_{DD} when using 64-bit buffer mode (pins PCI_AD[63:32] and PCI1_C_BE[7:4]).
- 19. If this pin is connected to a device that pulls down during reset, an external pull-up is required to drive this pin to a safe state during reset.
- 20. This pin is only an output in FIFO mode when used as Rx flow control.
- 24. Do not connect.
- 25. These are test signals for factory use only and must be pulled up (100 Ω –1 k Ω) to OV_{DD} for normal machine operation.
- 26. Independent supplies derived from board V_{DD}.
- 27. Recommend a pull-up resistor (~1 k Ω) be placed on this pin to OV_{DD}.
- 29. The following pins must NOT be <u>pulled down during power-on reset</u>: TSEC3_TXD[3], TSEC4_TXD3/TSEC3_TXD7, HRESET_REQ, TRIG_OUT/READY/QUIESCE, MSRCID[2:4], ASLEEP.
- 30. This pin requires an external 4.7-k Ω pull-down resistor to prevent PHY from seeing a valid transmit enable before it is actively driven.
- 31. This pin is only an output in eTSEC3 FIFO mode when used as Rx flow control.
- 32. These pins must be connected to XV_{DD}.
- 33. TSEC2_TXD1, TSEC2_TX_ER are multiplexed as cfg_dram_type[0:1]. They must be valid at power-up, even before HRESET assertion.
- 34. These pins must be pulled to ground through a 300 Ω (±10%) resistor.
- 35. When a PCI block is disabled, either the POR config pin that selects between internal and external arbiter must be pulled down to select external arbiter if there is any other PCI device connected on the PCI bus, or leave the PCI n_AD pins as no connect or terminated through 2–10 k Ω pull-up resistors with the default of internal arbiter if the PCI n_AD pins are not connected to any other PCI device. The PCI block drives the PCI n_AD pins if it is configured to be the PCI arbiter—through POR config pins—irrespective of whether it is disabled via the DEVDISR register or not. It may cause contention if there is any other PCI device connected on the bus.
- 36. MDIC0 is grounded through an 18.2Ω precision 1% resistor and MDIC1 is connected to GV_{DD} through an 18.2Ω precision 1% resistor. These pins are used for automatic calibration of the DDR IOs.
- 38. These pins must be left floating.
- 39. If PCI1 or PCI2 is configured as PCI asynchronous mode, a valid clock must be provided on pin PCI1_CLK or PCI2_CLK. Otherwise the processor will not boot up.
- 40. These pins must be connected to GND.
- 101. This pin requires an external 4.7-k Ω resistor to GND.
- 102. For Rev. 2.x silicon, DMA_DACK[0:1] must be 0b11 during POR configuration; for rev. 1.x silicon, the pin values during POR configuration are dont care.
- 103.If these pins are not used as GPINn (general-purpose input), they must be pulled low (to GND) or high (to LV_{DD}) through 210 k Ω resistors.
- 104. These must be pulled low to GND through 2–10 k Ω resistors if they are not used.
- 105.These must be pulled low or high to LV $_{\text{DD}}$ through 2–10 $k\Omega$ resistors if they are not used.
- 106. For rev. 2.x silicon, DMA_DACK[0:1] must be 0b10 during POR configuration; for rev. 1.x silicon, the pin values during POR configuration are dont care.
- 107.For rev. 2.x silicon, DMA_DACK[0:1] must be 0b01 during POR configuration; for rev. 1.x silicon, the pin values during POR configuration are dont care.
- 108.For rev. 2.x silicon, DMA_DACK[0:1] must be 0b11 during POR configuration; for rev. 1.x silicon, the pin values during POR configuration are dont care.
- 109. This is a test signal for factory use only and must be pulled down ($100\Omega 1 \text{ k}\Omega$) to GND for normal machine operation.
- 110.These pins must be pulled high to ${\rm OV_{DD}}$ through 210 k Ω resistors.

- 111.If these pins are not used as GPINn (general-purpose input), they must be pulled low (to GND) or high (to OV_{DD}) through 2–10 k Ω resistors.
- 112. This pin must not be pulled down during POR configuration.
- 113. These should be pulled low or high to OV_{DD} through 210 k Ω resistors.

20. CLOCKING

This section describes the PLL configuration of the PC8548E. Note that the platform clock is identical to the core complex bus (CCB) clock.

20.1 Clock Ranges

Table 20-1 provides the clocking specifications for the processor cores and Table 20-2 provides the clocking specifications for the memory bus.

Table 20-1. Processor Core Clocking Specifications

	Maximum Processor Core Frequency							
	1000 MHz		1200 MHz		1333 MHz			
Characteristic	Min	Max	Min	Max	Min	Max	Unit	Notes
e500 core processor frequency	800	1000	800	1200	800	1333	MHz	(1)(2)

Notes: 1. Caution: The CCB to SYSCLK ratio and e500 core to CCB ratio settings must be chosen such that the resulting SYSCLK frequency, e500 (core) frequency, and CCB frequency do not exceed their respective maximum or minimum operating frequencies. Refer to Section 20.2 "CCB/SYSCLK PLL Ratio" on page 99, and Section 20.3 "e500 Core PLL Ratio" on page 101, for ratio settings.

2. The minimum e500 core frequency is based on the minimum platform frequency of 333 MHz.

Table 20-2. Memory Bus Clocking Specifications

	Maximum Process					
	1000, 1200	1000, 1200, 1333 MHz				
Characteristic	Min	Unit	Notes			
Memory bus clock speed	166	MHz	(1)(2)			

Notes: 1. Caution: The CCB clock to SYSCLK ratio and e500 core to CCB clock ratio settings must be chosen such that the resulting SYSCLK frequency, e500 (core) frequency, and CCB clock frequency do not exceed their respective maximum or minimum operating frequencies. Refer to Section 20.2 "CCB/SYSCLK PLL Ratio" on page 99, and Section 20.3 "e500 Core PLL Ratio" on page 101, for ratio settings.

2. The memory bus speed is half of the DDR/DDR2 data rate, hence, half of the platform clock frequency.

20.2 CCB/SYSCLK PLL Ratio

The CCB clock is the clock that drives the e500 core complex bus (CCB), and is also called the platform clock.

The frequency of the CCB is set using the following reset signals, as shown in Table 20-3:

- SYSCLK input signal
- Binary value on LA[28:31] at power up

Note that there is no default for this PLL ratio; these signals must be pulled to the desired values. Also note that the DDR data rate is the determining factor in selecting the bus frequency, since the frequency must equal the DDR data rate.

For specifications on the PCI_CLK, refer to the PCI 2.2 Specification.

Table 20-3. CCB Clock Ratio

Binary Value of LA[28:31] Signals	CCB:SYSCLK Ratio
0000	16:1
0001	Reserved
0010	2:1
0011	3:1
0100	4:1
0101	5:1
0110	6:1
0111	Reserved
1000	8:1
1001	9:1
1010	10:1
1011	Reserved
1100	12:1
1101	20:1
1110	Reserved
1111	Reserved

20.3 e500 Core PLL Ratio

Table 20-4 describes the clock ratio between the e500 core complex bus (CCB) and the e500 core clock. This ratio is determined by the binary value of LBCTL, LALE and LGPL2 at power up, as shown in Table 20-4.

Table 20-4. e500 Core to CCB Clock Ratio

Binary Value of LBCTL, LALE, LGPL2 Signals	e500 core:CCB Clock Ratio
000	4:1
001	9:2
010	Reserved
011	3:2
100	2:1
101	5:2
110	3:1
111	7:2

20.4 Frequency Options

20.4.1 Sysclk to Platform Frequency Options

Table 20-5 shows the expected frequency values for the platform frequency when using a CCB clock to SYSCLK ratio in comparison to the memory bus clock speed.

Table 20-5. Frequency Options of SYSCLK with Respect to Memory Bus Speeds

	SYSCLK (MHz)								
CCB to	16.66	25	33.33	41.66	66.66	83	100	111	133.33
SYSCLK Ratio		Platform/CCB Frequency (MHz)							•
2									
3								333	400
4						333	400	445	533
5					333	415	500		
6					400	500		_	
8				333	533		_		
9				375		_			
10			333	417					
12			400	500					
16		400	533		-				
20	333	500		-					

Note: Due to errata Gen 13 the max sys clk frequency should not exceed 100 MHz if the core clk frequency is below 1200 MHz.

PC8548F

21. THERMAL

This section describes the thermal specifications of the PC8548.

21.1 Thermal for Revision 2.0 Silicon HiCTE FC-CBGA with Full Lid

This section describes the thermal specifications for the HiCTE FC-CBGA package for revision 2.0 silicon.

Table 21-1 shows the package thermal characteristics.

Table 21-1. Package Thermal Characteristics for HiCTE FC-CBGA

Characteristic	JEDEC Board	Symbol	Value	Unit	Notes
Die Junction-to-Ambient (Natural Convection)	Single-layer board (1s)	R_{\ThetaJA}	17	°C/W	(1)(2)
Die Junction-to-Ambient (Natural Convection)	Four-layer board (2s2p)	R_{\ThetaJA}	12	°C/W	(1)(2)
Die Junction-to-Ambient (200 ft/min)	Single-layer board (1s)	R_{\ThetaJA}	11	°C/W	(1)(2)
Die Junction-to-Ambient (200 ft/min)	Four-layer board (2s2p)	R_{\ThetaJA}	8	°C/W	(1)(2)
Die Junction-to-Board	N/A	$R_{\Theta JB}$	3	°C/W	(3)
Die Junction-to-Case	N/A	$R_{\Theta JC}$	0.8	°C/W	(4)

- Notes: 1. Junction temperature is a function of die size, on-chip power dissipation, package thermal resistance, mounting site (board) temperature, ambient temperature, air flow, power dissipation of other components on the board, and board thermal resistance.
 - 2. Per JEDEC JESD51-6 with the board (JESD51-7) horizontal.
 - 3. Thermal resistance between the die and the printed circuit board per JEDEC JESD51-8. Board temperature is measured on the top surface of the board near the package.
 - 4. Thermal resistance between the die and the case top surface as measured by the cold plate method (MIL SPEC-883) Method 1012.1). The cold plate temperature is used for the case temperature, measured value includes the thermal resistance of the interface layer.

21.2 Thermal for Revision 2.1 Silicon HiCTE FC-CBGA with Full Lid

This section describes the thermal specifications for the HiCTE FC-CBGA package for revision 2.1 silicon.

Table 21-2 shows the package thermal characteristics.

Table 21-2. Package Thermal Characteristics for HiCTE FC-CBGA

Characteristic	JEDEC Board	Symbol	Value	Unit	Notes
Die Junction-to-Ambient (Natural Convection)	Four-layer board (2s2p)	R_{\ThetaJA}	12	°C/W	(1)(2)
Die Junction-to-Board	N/A	$R_{\Theta JB}$	3.52	°C/W	(3)
Die Junction-to-Case	N/A	$R_{\Theta JC}$	0.4	°C/W	(3)

Notes: 1. Junction temperature is a function of die size, on-chip power dissipation, package thermal resistance, mounting site (board) temperature, ambient temperature, air flow, power dissipation of other components on the board, and board thermal resistance.

- 2. Per JEDEC JESD51-6 with the board (JESD51-7) horizontal.
- 3. Those values are simulation results.

Thermal for Version 2.1.1 and 2.1.2 Silicon FC-PBGA with Full Lid and Version 3.1.x Silicon with Stamped Lid 21.3

This section describes the thermal specifications for the FC-PBGA package for revision 2.1.1, 2.1.2 and 3.0 silicon. This table shows the package thermal characteristics.

Table 21-3. Package Thermal Characteristics for FC-PBGA

Characteristic	JEDEC Board	Symbol	Value	Unit	Notes
Die Junction-to-Ambient (Natural Convection)	Single-layer board (1s)	R_{\ThetaJA}	18	°C/W	(1)(2)
Die Junction-to-Ambient (Natural Convection)	Four-layer board (2s2p)	R_{\ThetaJA}	13	°C/W	(1)(2)
Die Junction-to-Ambient (200 ft/min)	Single-layer board (1s)	R_{\ThetaJA}	13	°C/W	(1)(2)
Die Junction-to-Ambient (200 ft/min)	Four-layer board (2s2p)	R_{\ThetaJA}	9	°C/W	(1)(2)
Die Junction-to-Board	N/A	R_{\ThetaJB}	5	°C/W	(3)
Die Junction-to-Case	N/A	R_{\ThetaJC}	0.8	°C/W	(4)

- Notes: 1. Junction temperature is a function of die size, on-chip power dissipation, package thermal resistance, mounting site (board) temperature, ambient temperature, air flow, power dissipation of other components on the board, and board thermal resistance.
 - 2. Per JEDEC JESD51-6 with the board (JESD51-7) horizontal.
 - 3. Thermal resistance between the die and the printed circuit board per JEDEC JESD51-8. Board temperature is measured on the top surface of the board near the package.
 - 4. Thermal resistance between the die and the case top surface as measured by the cold plate method (MIL SPEC-883 Method 1012.1). The cold plate temperature is used for the case temperature, measured value includes the thermal resistance of the interface layer.

21.4 **Heat Sink Solution**

Every system application has different conditions that the thermal management solution must solve. As such, providing a recommended heat sink has not been found to be very useful. When a heat sink is chosen, give special consideration to the mounting technique. Mounting the heat sink to the printed circuit board is the recommended procedure using a maximum of 10 lbs. force (45 Newtons) perpendicular to the package and board. Clipping the heat sink to the package is not recommended.

22. SYSTEM DESIGN INFORMATION

This section provides electrical and thermal design recommendations for successful application of the PC8548E.

22.1 **System Clocking**

This device includes five PLLs, as follows:

- 1. The platform PLL generates the platform clock from the externally supplied SYSCLK input. The frequency ratio between the platform and SYSCLK is selected using the platform PLL ratio configuration bits as described in Section 20.2 "CCB/SYSCLK PLL Ratio" on page 99.
- 2. The e500 core PLL generates the core clock as a slave to the platform clock. The frequency ratio between the e500 core clock and the platform clock is selected using the e500 PLL ratio configuration bits as described in Section 20.3 "e500 Core PLL Ratio" on page 101.
- 3. The PCI PLL generates the clocking for the PCI bus.
- 4. The local bus PLL generates the clock for the local bus.
- 5. There is a PLL for the SerDes block.

22.2 Power Supply Design

22.2.1 PLL Power Supply Filtering

Each of the PLLs listed above is provided with power through independent power supply pins (AV_{DD}_PLAT, AV_{DD}_CORE, AV_{DD}_PCI, AV_{DD}_LBIU, and AV_{DD}_SRDS respectively). The AV_{DD} level should always be equivalent to V_{DD} , and preferably these voltages will be derived directly from V_{DD} through a low frequency filter scheme such as the following.

There are a number of ways to reliably provide power to the PLLs, but the recommended solution is to provide independent filter circuits per PLL power supply as illustrated in Figure 22-1, one to each of the AV_{DD} pins. By providing independent filters to each PLL the opportunity to cause noise injection from one PLL to the other is reduced.

This circuit is intended to filter noise in the PLLs resonant frequency range from a 500 kHz to 10 MHz range. It should be built with surface mount capacitors with minimum Effective Series Inductance (ESL). Consistent with the recommendations of Dr. Howard Johnson in High Speed Digital Design: A Handbook of Black Magic (Prentice Hall, 1993), multiple small capacitors of equal value are recommended over a single large value capacitor.

Each circuit should be placed as close as possible to the specific AV_{DD} pin being supplied to minimize noise coupled from nearby circuits. It should be possible to route directly from the capacitors to the AV_{DD} pin, which is on the periphery of 783 HITCE the footprint, without the inductance of vias.

Figure 22-1 through Figure 22-3 shows the PLL power supply filter circuits.

Figure 22-1. PLL Power Supply Filter Circuit with PLAT Pins




Figure 22-2. PLL Power Supply Filter Circuit with CORE Pins






Figure 22-3. PLL Power Supply Filter Circuit with PCI/LBIU Pins



The AV_{DD}_SRDS signal provides power for the analog portions of the SerDes PLL. To ensure stability of the internal clock, the power supplied to the PLL is filtered using a circuit similar to the one shown in following figure. For maximum effectiveness, the filter circuit is placed as closely as possible to the AV_{DD}_SRDS ball to ensure it filters out as much noise as possible. The ground connection should be near the AV_{DD}_SRDS ball. The 0.003 μ F capacitor is closest to the ball, followed by the two 2.2 μ F capacitors, and finally the 1 ohm resistor to the board supply plane. The capacitors are connected from AV_{DD}_SRDS to the ground plane. Use ceramic chip capacitors with the highest possible self-resonant frequency. All traces should be kept short, wide and direct.

Figure 22-4. SerDes PLL Power Supply Filter



Note: 1. An 0805 sized capacitor is recommended for system initial bring-up.

Note the following:

- AV_{DD}_SRDS should be a filtered version of SV_{DD}
- Signals on the SerDes interface are fed from the XV_{DD} power plane
- Power: XV_{DD} consumes less than 300 mW; SV_{DD} + AV_{DD}_SRDS consumes less than 750 mW

22.3 Decoupling Recommendations

Due to large address and data buses, and high operating frequencies, the device can generate transient power surges and high frequency noise in its power supply, especially while driving large capacitive loads.

This noise must be prevented from reaching other components in the PC8548E system, and the device itself requires a clean, tightly regulated source of power. Therefore, it is recommended that the system designer place at least one decoupling capacitor at each V_{DD} , TV_{DD} , BV_{DD} , OV_{DD} , $OV_$

These capacitors should have a value of 0.1 μ F. Only ceramic SMT (surface mount technology) capacitors should be used to minimize lead inductance, preferably 0402 or 0603 sizes.

In addition, it is recommended that there be several bulk storage capacitors distributed around the PCB, feeding the V_{DD} , TV_{DD} , BV_{DD} , OV_{DD} , GV_{DD} , and LV_{DD} , planes, to enable quick recharging of the smaller chip capacitors. These bulk capacitors should have a low ESR (equivalent series resistance) rating to ensure the quick response time necessary. They should also be connected to the power and ground planes through two vias to minimize inductance. Suggested bulk capacitors: $100-330~\mu F$ (AVX TPS tantalum or Sanyo OSCON). However, customers should work directly with their power regulator vendor for best values, types and quantity of bulk capacitors.

22.4 SerDes Block Power Supply Decoupling Recommendations

The SerDes block requires a clean, tightly regulated source of power (SV_{DD} and XV_{DD}) to ensure low jitter on transmit and reliable recovery of data in the receiver. An appropriate decoupling scheme is outlined below.

Only surface mount technology (SMT) capacitors should be used to minimize inductance. Connections from all capacitors to power and ground should be done with multiple vias to further reduce inductance.

- First, the board should have at least 10 × 10 nF SMT ceramic chip capacitors as close as possible to the supply balls of the device. Where the board has blind vias, these capacitors should be placed directly below the chip supply and ground connections. Where the board does not have blind vias, these capacitors should be placed in a ring around the device as close to the supply and ground connections as possible.
- Second, there should be a 1 µF ceramic chip capacitor on each side of the device. This should be done for all SerDes supplies.
- Third, between the device and any SerDes voltage regulator there should be a 10 μ F, low equivalent series resistance (ESR) SMT tantalum chip capacitor and a 100 μ F, low ESR SMT tantalum chip capacitor. This should be done for all SerDes supplies.

22.5 Connection Recommendations

To ensure reliable operation, it is highly recommended to connect unused inputs to an appropriate signal level. All unused active low inputs should be tied to V_{DD} , TV_{DD} , BV_{DD} , OV_{DD} , GV_{DD} , and LV_{DD} , as required. All unused active high inputs should be connected to GND. All NC (no-connect) signals must remain unconnected. Power and ground connections must be made to all external V_{DD} , TV_{DD} , BV_{DD} , OV_{DD} , GV_{DD} , and CV_{DD} , and C

22.6 Pull-Up and Pull-Down Resistor Requirements

The PC8548E requires weak pull-up resistors (2–10 k Ω is recommended) on open drain type pins including I²C pins and MPIC interrupt pins.

Correct operation of the JTAG interface requires configuration of a group of system control pins as demonstrated in Figure 22-7. Care must be taken to ensure that these pins are maintained at a valid deasserted state under normal operating conditions as most have asynchronous behavior and spurious assertion will give unpredictable results.

The following pins <u>must NOT</u> be pulled down during <u>power-on reset</u>: TSEC3_TXD[3], HRESET_REQ, TRIG_OUT/READY/QUIESCE, MSRCID[2:4], ASLEEP. The <u>DMA_DACK[0:1]</u> and TEST_SEL/ TEST_SEL pins must be set to a proper state during POR configuration. Please refer to the pinlist table of the individual device for more details.

Refer to the PCI 2.2 specification for all pull-ups required for PCI.

22.7 Output Buffer DC Impedance

The PC8548E drivers are characterized over process, voltage, and temperature. For all buses, the driver is a push-pull single-ended driver type (open drain for I²C).

To measure Z_0 for the single-ended drivers, an external resistor is connected from the chip pad to OV_{DD} or GND. Then, the value of each resistor is varied until the pad voltage is $OV_{DD}/2$ (see Figure 22-5). The output impedance is the average of two components, the resistances of the pull-up and pull-down devices. When data is held high, SW1 is closed (SW2 is open) and R_p is trimmed until the voltage at the pad equals $OV_{DD}/2$. R_p then becomes the resistance of the pull-up devices. R_p and R_N are designed to be close to each other in value. Then, $Z_0 = (R_p + R_N)/2$.

Figure 22-5. Driver Impedance Measurement




Table 22-1 summarizes the signal impedance targets. The driver impedances are targeted at minimum V_{DD} , nominal OV_{DD} , $105^{\circ}C$.

Table 22-1. Impedance Characteristics

Impedance	Local Bus, Ethernet, DUART, Control, Configuration, Power Management	PCI	DDR DRAM	Symbol	Unit
R _N	43 Target	25 Target	20 Target	Z_0	W
R _P	43 Target	25 Target	20 Target	Z_0	W

Note: Nominal supply voltages. See Table 2-1, $T_C = 105$ °C.

22.8 Configuration Pin Muxing

The PC8548E provides the user with power-on configuration options which can be set through the use of external pull-up or pull-down resistors of 4.7 k Ω on certain output pins (see customer visible configuration pins). These pins are generally used as output only pins in normal operation.

While $\frac{\text{HRESET}}{\text{HRESET}}$ is asserted however, these pins are treated as inputs. The value presented on these pins while $\frac{\text{HRESET}}{\text{HRESET}}$ is asserted, is latched when $\frac{\text{HRESET}}{\text{HRESET}}$ deasserts, at which time the input receiver is disabled and the I/O circuit takes on its normal function. Most of these sampled configuration pins are equipped with an on-chip gated resistor of approximately 20 k Ω . This value should permit the 4.7 k Ω resistor to pull the configuration pin to a valid logic low level. The pull-up resistor is enabled only during HRESET (and for platform /system clocks after HRESET deassertion to ensure capture of the reset value). When the input receiver is disabled the pull-up is also, thus allowing functional operation of the pin as an output with minimal signal quality or delay disruption. The default value for all configuration bits treated this way has been encoded such that a high voltage level puts the device into the default state and external resistors are needed only when non-default settings are required by the user.

Careful board layout with stubless connections to these pull-down resistors coupled with the large value of the pull-down resistor should minimize the disruption of signal quality or speed for output pins thus configured.

The platform PLL ratio and e500 PLL ratio configuration pins are not equipped with these default pullup devices.

22.9 JTAG Configuration Signals

Boundary-scan testing is enabled through the JTAG interface signals. The TRST signal is optional in the IEEE Std 1149.1 specification, but is provided on all processors that implement the Power Architecture. The device requires TRST to be asserted during reset conditions to ensure the JTAG boundary logic does not interfere with normal chip operation. While it is possible to force the TAP controller to the reset state using only the TCK and TMS signals, generally systems will assert TRST during the power-on reset flow. Simply tying TRST to HRESET is not practical because the JTAG interface is also used for accessing the common on-chip processor (COP) function.

The COP function of these processors allow a remote computer system (typically, a PC with dedicated hardware and debugging software) to access and control the internal operations of the processor. The COP interface connects primarily through the JTAG port of the processor, with some additional status monitoring signals. The COP port requires the ability to independently assert HRESET or TRST in order to fully control the processor. If the target system has independent reset sources, such as voltage monitors, watchdog timers, power supply failures, or push-button switches, then the COP reset signals must be merged into these signals with logic.

The arrangement shown in Figure 22-7 allows the COP port to independently assert HRESET or TRST, while ensuring that the target can drive HRESET as well.

The COP interface has a standard header, shown in Figure 22-7, for connection to the target system, and is based on the 0.025" square-post, 0.100" centered header assembly (often called a Berg header). The connector typically has pin 14 removed as a connector key.

The COP header adds many benefits such as breakpoints, watchpoints, register and memory examination/modification, and other standard debugger features. An inexpensive option can be to leave the COP header unpopulated until needed.

There is no standardized way to number the COP header; consequently, many different pin numbers have been observed from emulator vendors. Some are numbered top-to-bottom then left-to-right, while others use left-to-right then top-to-bottom, while still others number the pins counter clockwise from pin 1 (as with an IC). Regardless of the numbering, the signal placement recommended in Figure 22-7 is common to all known emulators.

22.9.1 Termination of Unused Signals

If the JTAG interface and COP header will not be used, e2v recommends the following connections:

- TRST should be tied to HRESET through a 0 k Ω isolation resistor so that it is asserted when the system reset signal (HRESET) is asserted, ensuring that the JTAG scan chain is initialized during the power-on reset flow. e2v recommends that the COP header be designed into the system as shown in Figure 22-6. If this is not possible, the isolation resistor will allow future access to TRST in case a JTAG interface may need to be wired onto the system in future debug situations.
- No pull-up/pull-down is required for TDI, TMS, TDO, or TCK.

Figure 22-6. COP Connector Physical Pinout





Figure 22-7. JTAG Interface Connection



Notes: 1. The COP port and target board should be able to independently assert HRESET and TRST to the processor in order to fully control the processor as shown here.

- 2. Populate this with a $10\Omega\, resistor$ for short-circuit/current-limiting protection.
- 3. The KEY location (pin 14) is not physically present on the COP header.
- 4. Although pin 12 is defined as a No-Connect, some debug tools may use pin 12 as an additional GND pin for improved signal integrity.
- 5. This switch is included as a precaution for BSDL testing. The switch should be closed to position A during BSDL testing to avoid accidentally asserting the TRST line. If BSDL testing is not being performed, this switch should be closed to position B.
- 6. Asserting SRESET causes a machine check interrupt to the e500 core.

22.10 Guidelines for High-Speed Interface Termination

22.10.1 SerDes Interface Entirely Unused

If the high-speed SerDes interface is not used at all, the unused pin should be terminated as described in this section.

The following pins must be left unconnected (float):

- SD_TX[7:0]
- SD TX[7:0]
- Reserved pins T22, T23, M20, M21

The following pins must be connected to GND:

- SD_RX[7:0]
- SD_RX[7:0]
- SD_REF_CLK
- SD_REF_CLK

Note: It is recommended to power down the unused lane through SERDESCR1[0:7] register (offset = 0xE_0F08) (This prevents the oscillations and holds the receiver output in a fixed state.) that maps to SERDES lane 0 to lane 7 accordingly.

Pins V28 and M26 must be tied to XV_{DD} . Pins V27 and M25 must be tied to GND through a 300Ω resistor.

In Rev 2.0 silicon, POR configuration pin cfg_srds_en on TSEC4_TXD[2] /TSEC3_TXD[6] can be used to power down SerDes block.

22.10.2 SerDes Interface Partly Unused

If only part of the high speed SerDes interface pins are used, the remaining high-speed serial I/O pins should be terminated as described in this section.

The following pins must be left unconnected (float) if not used:

- SD_TX[7:0]
- SD_TX[7:0]
- reserved pins: T22, T23, M20, M21

The following pins must be connected to GND if not used:

- SD_RX[7:0]
- SD RX[7:0]
- SD_REF_CLK
- SD_REF_CLK

Note: It is recommended to power down the unused lane through SERDESCR1[0:7] register (offset = 0xE_0F08) (This prevents the oscillations and holds the receiver output in a fixed state.) that maps to SERDES lane 0 to lane 7 accordingly.

Pins V28 and M26 must be tied to XV_{DD} . Pins V27 and M25 must be tied to GND through a 300Ω resistor.

22.11 Guideline for PCI Interface Temination

PCI termination if PCI 1 or PCI 2 is not used at all.

Option 1

If PCI arbiter is enabled during POR,

- All AD pins will be driven to the stable states after POR. Therefore, all ADs pins can be floating.
- ullet All PCI control pins can be grouped together and tied to $\mbox{OV}_{\mbox{\scriptsize DD}}$ through a single 10 k Ω resistor.
- It is optional to disable PCI block through DEVDISR register after POR reset.

Option 2

If PCI arbiter is disabled during POR,

- All AD pins will be in the input state. Therefore, all ADs pins need to be grouped together and tied to OV_{DD} through a single (or multiple) 10 k Ω resistor(s).
- All PCI control pins can be grouped together and tied to OV_{DD} through a single 10K resistor.
- It is optional to disable PCI block through DEVDISR register after POR reset.

22.12 Guideline for LBIU Parity Temination

In LBIU parity pins are not used. Here is the termination recommendation:

For LDP[0:3]: tie them to ground or the power supply rail via a 4.7K resistor.

For LPBSE: tie it to the power supply rail via a 4.7K resistor (pull-up resistor).

23. DEFINITIONS

23.1 Life Support Applications

These products are not designed for use in life support appliances, devices or systems where malfunction of these products can reasonably be expected to result in personal injury. e2v customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify e2v for any damages resulting from such improper use or sale.

24. ORDERING INFORMATION

Table 24-1. Ordering Information

XX	8548	Z	у	XX	xxx	ХX	x	x	ХX
Product (Code) ⁽¹⁾	Part Identifier	Encryption	Temperature Range ⁽¹⁾	Package ⁽¹⁾	Quality Level	Processor Frequency	Platform Frequency	Revision Level ⁽¹⁾	V62 Extension
PC	8548	E: Encrypted Blank: Non- Encrypted	V: Tc = -40°C Tj= 110°C M: Tc = -55°C; Tj= 125°C	GH: HITCE CBGA	Blank: Standard	AU= 1333 MHz AT= 1200 MHz AQ= 1000 MHz	J= 533 MHz G= 400 MHz	B = version 2.1.2	
PC	8548	E: Encrypted Blank: Non- Encrypted	M: Tc = -55°C; Tj= 125°C	GH: HITCE CBGA	BYL: Flight Model QML-Y like EQM: Eng. Qualified Model EM: Eng. Model	AT= 1200 MHz	G= 400 MHz	B = version 2.1.2	
PC ⁽¹⁾	8548	E: Encrypted Blank: Non- Encrypted	V: Tc = -40°C; Tj= 110°C M: Tc = -55°C; Tj= 125°C	ZF: PBGA	Blank: Standard	AU= 1333 MHz AT= 1200 MHz AQ= 1000 MHz	J= 533 MHz G= 400 MHz	D = version 3.1	
PC ⁽¹⁾	8548	E: Encrypted	M: Tc = -55°C Tj= 125°C	ZF: PBGA	Blank: Standard	AU= 1333 MHz AT= 1200 MHz AQ= 1000 MHz	J= 533 MHz G= 400 MHz	D = version 3.1	-EP: V62 Part Number
PCX ⁽¹⁾	8548	E: Encrypted	F: Tc = -40°C Tj= 125°C	ZF: PBGA	U: Upscreening	AU= 1333 MHz	J= 533 MHz	D = version 3.1	
PC	8548	E: Encrypted	V: Tc = -40°C Tj= 110°C F: Tc = -40°C Tj= 125°C M: Tc = -55°C Tj= 125°C	ZG: PBGA C4: Pb-free / C5: Leaded	Blank: Standard	AU= 1333 MHz AT= 1200 MHz	J= 533 MHz G= 400 MHz	D = version 3.1	

Table 24-2. DLA Part Number

Device Type	e2v Part Number	CAGE code	DLA Part Number	Processor Frequency	Platform Frequency
01	PC8548EMZFAUJD-EP	F8385	V62/14623-01XZ	1333 MHz	533 MHz
02	PC8548EMZFATGD-EP	F8385	V62/14623-02XZ	1200 MHz	400 MHz
03	PC8548EMZFAQGD-EP	F8385	V62/14623-03XZ	1000 MHz	400 MHz

Notes: 1. For availability of the different versions, contact your local e2v sales office.

2. The letter X in the part number designates a "Prototype" product that has not been qualified by e2v. Reliability of a PCX part-number is not guaranteed and such part-number shall not be used in Flight Hardware. Product changes may still occur while shipping prototypes.

25. DOCUMENT REVISION HISTORY

Table 25-1 provides a revision history for this hardware specification.

Table 25-1.Document Revision History

Revision Number	Date	Substantive Change(s)
0	01/2016	Updated Section 24. "Ordering Information" on page 113
N	09/2016	Updated Section 24. "Ordering Information" on page 113: Added PC(X) for ZG package line.
М	02/15	Updated Section 24. "Ordering Information" on page 113: Added PCX for ZF package line.
L	09/14	Updated Section 24. "Ordering Information" on page 113: Add DLA V62 and QML-Y like parts number.
К	01/14	Updated back page with new address for Milpitas office
J	10/12	In Section 24. "Ordering Information" on page 113, added new PCX device for rev. D and updated rev. B.
I	04/12	 Updated Section 3 "Those values are simulation results." on page 102, with version 3.0 silicon information. Added Section 19-2 "Mechanical Dimensions and Bottom Surface Nomenclature of the FC-PBGA with Stamped Lid" on page 89 Updated Section 24. "Ordering Information" on page 113, with version 3.0 silicon information. Removed Note from Section 5.1 "Power-On Ramp Rate" on page 18. Changed the Table 5-3 title to "Power Supply Ramp Rate". Removed Table 6-1. DDR2 SDRAM DC Electrical Characteristics for GV_{DD}(typ) = 1.8V Updated the title of Section 3 "Those values are simulation results." on page 102 to include Thermal Version 2.1.3 and Version 3.1.x Silicon. Corrected the leaded Solder Ball composition in Table 19-1, "Package Parameters," on page 87. Updated Section 24. "Ordering Information" on page 113, with Version 3.1.x silicon information. Updated the Min and Max value of TDO in the valid times row of Table 12-2, "JTAG AC Timing Specifications (Independent of SYSCLK)⁽¹⁾," on page 51, from 4 and 25 to 2 and 10 respectively. Added Section 14.1 "GP_{OUT}/GP_{IN} Electrical Characteristics" on page 56. Updated Table 19-2, "PC8548E Pinout Listing," on page 90, to reflect that the TDO signal is not driven during HRSET* assertion. Updated Section 24. "Ordering Information" on page 113 with Ver. 2.1.3 silicon information. In Table 9-2, "MII Management AC Timing Specifications (At Recommended Operating Conditions with OV_{DD} is 3.3V ±5%)," on page 40, modified the fifth row from "MDC to MDIO delay t_{MDKHDX} (16 × t_{CCB} × 8) + 3." Updated Figure 19-1: "Mechanical Dimensions and Bottom Surface Nomenclature of the HiCTE FC-CBGA and FC-PBGA with Full Lid" and figure notes. Updated Table 19-1, "Package Parameters," on page 87.
Н	11/2010	• Updated Table 3-1.: Power dissipation for 1200/400Mhz part number at 110C change from 8.9W to 9.9W
G	12/2009	 In Section 5.1 "Power-On Ramp Rate" on page 18, added explanation that Power-On Ramp Rate is required to avoid falsely triggering ESD circuitry. In Table 5-3 changed required ramp rate from 545 V/s for MVREF and V_{DD}/XV_{DD}/SV_{DD} to 3500 V/s for MVREF and 4000 V/s for V_{DD}. In Table 5-3 deleted ramp rate requirement for XV_{DD}/SV_{DD}. In Table 5-3 footnote 1 changed voltage range of concern from 0–400 mV to 20–500mV. In Table 5-3 added footnote 2 explaining that V_{DD} voltage ramp rate is intended to control ramp rate of AV_{DD} pins. In Table 3-1, added column to include Maximum at 125°C and added note 6 to Maximum at 125°C.

 Table 25-1.
 Document Revision History (Continued)

Revision Number	Date	Substantive Change(s)
F	11/2009	 In Table 8-6, changed duty cycle specification from 40/60 to 35/75 for RX_CLK duty cycle Updated t_{MDKHDX} in Table 9-2 Section 24. "Ordering Information" on page 113. Added a reference to Revision 2.1.2. Updated Table 9-2 Added Section 5.1 "Power-On Ramp Rate" on page 18 In Table 2-1 and in Table 2-2 moved text, "MII management voltage" from LV_{DD}/TV_{DD} to OV_{DD}, added "Ethernet management" to OV_{DD} row of input voltage section. In Table 4-1, added notes 7 and 8 to SYSCLK frequency and cycle time. In Table 9-1, changed all instances of LV_{DD}/OV_{DD} to OV_{DD}. Modified Section 16. "High-Speed Serial Interfaces (HSSI)" on page 61, to reflect that there is only one SerDes. Modified DDR clk rate min from 133 to 166 MHz. Modified note in Table 20-1 In Table 17-2, modified equations in Comments column, and changed all instances of "LO" to "LO." In addition, added note 8. In Table 17-3, modified equations in Comments column, and in note 3, changed "TRX-EYE-MEDIAN-to-MAX-JITTER," to "T_{RK-EYE-MEDIAN-to-MAX-JITTER}." Modified Table 20-5 Added a note on Section 4.1 "System Clock Timing" on page 15, to limit the SYSCLK to 100 MHz if the core frequency is less than 1200 MHz In Table 19-2, added note 5 to LA[28:31]. Added note to Table 20-5
E	02/2009	Added new section, Section 19.2 "Mechanical Dimensions of the HiCTE FC-CBGA and FC-PBGA with Full Lid" on page 88 Added new section, Section 3 "Those values are simulation results." on page 102 Modify ordering information in Table 24-1 Section 4.6 "Platform Frequency Requirements for PCI-Express and Serial RapidIO" on page 17. Changed minimum frequency equation to be 527 MHz for PCI x8. In Table 4-1, added note 7. Section 4.5 "Platform to FIFO restrictions" on page 17. Changed platform clock frequency to 4.2. Section 8.1 "Enhanced Three-Speed Ethernet Controller (eTSEC) (10/100/1gb Mbps) — GMII/MII/TBI/RGMII/RTBI/RMII Electrical Characteristics" on page 25. Added MII after GMII and add 'or 2.5V' after 3.3V. In Table 8-2, modified table title to include GMII, MII, RMII, and TBI. In Table 8-3 and Table 8-4, changed clock period minimum to 5.3. In Table 8-4, added a note. In Table 8-5, Table 8-6, Table 8-7, Table 8-8, and Table 8-9, removed subtitle from table title. In Table 8-10 and Figure 8-10, changed all instances of PMA to TSECn. In Section 8.2.5 "TBI Single-Clock Mode AC Specifications" on page 35. Replaced first paragraph. In Table 8-13, Table 8-14, Figure 8-13, and Figure 8-15, changed all instances of REF_CLK to TSECn_TX_CLK. In Table 9-2, changed MDC minimum clock pulse width high from 32 to 48 ns. Added new section, Section 16. "High-Speed Serial Interfaces (HSSI)" on page 61 Section 17.1 "DC Requirements for PCI Express SD_REF_CLK and SD_REF_CLK" on page 78. Added new paragraph. Section 22.3 "Decoupling Recommendations" on page 105. Modified the recommendation.

 Table 25-1.
 Document Revision History (Continued)

Corrected ball composition in Table 19-1, "Package Parameters," on page 87 Changed minimum core frequency, platform frequency in Table 20-1, "Processor Core Clocking Specifications," on page 99 and Table 20-5, "Frequency Options of SYSCLK with Respect to Memory Bus Speeds," on page 101 Removed 11 support on Table 20-4, "eS00 Core to CCB Clock Ratio," on page 101 Removed 11 support on Table 5-8, "Dop SDRAM Input AC Timing Specifications (At Recommended Operating Conditions)," on page 21 MDM is an Output Figure 22-1 (AV _{Do.} PLAT) Figure 22-2 (AV _{Do.} PLAT) Figure 22-2 (AV _{Do.} DEID) and two new ones College 22-3 (formerly called just "PLL Power Supply Filter Circuit") into three figures: the original (now specific for AV _{Do.} PCI/AV _{Do.} LBIU) and two new ones College 22-4 (Av _{Do.} PCI/AV _{Do.} LBIU) and two new ones College 22-4 (Av _{Do.} PCI/AV _{Do.} LBIU) and two new ones Clarified notes to Table 4-2 Adde Section 4-4 "PCI/PCL-X Reference Clock Timing" on page 16 Clarified dost extinct 4-7 arbite 5-2 Removed Support for 266 and 200 Mbps data rates per device erratum GEN-13 in Section 6. "DDR and DDR2 SDRAM" on page 18 Clarified Net reference clock used in Section 7.2 "DUART AC Electrical Specifications" on page 25 Corrected V _{IK} (min) in Table 8-1 Corrected V _{IK} (min) in Table 8-2 Removed DC parameters from Table 8-3, Table 8-6 Table 8-7, Table 8-14, Table 8-11, Table 8-13 and Table 8-14 Corrected V _{IK} (min) in Table 9-1, "MII Management DC Electrical Characteristics," on page 39 Corrected V _{IK} (min) in Table 9-2, "MII Management AC Timing Specifications (At Recommended Operating Conditions with Ov _D is 3.3 v ± 58)," on page 40 Updated parameter descriptions for t _{URWADD} , t _{URWADD} , t _{URWADD} , table 10-4, "Local Bus Timing Parameters: PLL Bypassed," on page 43 and Table 10-5, "Local Bus Timing Parameters: PLL Bypassed," on page 45. Note that t _{URWAD} and t _{URWAD} , and t _{URWAD} and t _{URWAD} and t _{URWAD} , and t _{URWAD} and t _{URWAD} and t _{URWAD} and to Figure 10-4, Figure 10-5 and Figure 10-7 Corrected URWADIT sig	Revision Number	Date	Substantive Change(s)
Adjusted maximum SYSCLK frequency down in Table 4-1 per device eratum GEN-13 Clarified notes to Table 4-2 Added Section 4.4 "PCI/PCI-X Reference Clock Timing" on page 16 Clarified descriptions and added PCI/PCI-X to Table 5-2 Removed support for 266 and 200 Mbps data rates per device erratum GEN-13 in Section 6. "DDR and DDR2 SDRAM" on page 18 Clarified Note 4 of Table 6-9 Clarified Note 4 of Table 6-9 Clarified Note 4 of Table 8-1 Corrected V _{III} (max) in Table 8-1 Corrected V _{III} (max) in Table 8-1 Corrected V _{III} (max) in Table 8-3, Table 8-5, Table 8-6 Table 8-7, Table 8-14, Table 8-11, Table 8-13 and Table 8-14 Corrected V _{III} (min) in Table 9-1, "MII Management DC Electrical Characteristics," on page 39 Corrected t _{MOC} (min) in Table 9-1, "MII Management AC Timing Specifications (At Recommended Operating Conditions with Ov _{DD} is 3.3V ± 5%)," on page 40 Updated parameter descriptions for t _{LIDICHI} , t _{LIDICHI} , t _{LIDICHI} , and t _{LIDICHI} , in Table 10-4, "Local Bus Timing Parameters (BV _{DD} = 2.5V): PLL Enabled," on page 43 and Table 10-5, "Local Bus Timing Parameters: PLL Bypassed," on page 45 Updated parameter descriptions for t _{LIDICHI} , t _{LIDICHI} , t _{LIDICHI} , and t _{LID}	D	05/2008	 Changed minimum core frequency, platform frequency in Table 20-1, "Processor Core Clocking Specifications," on page 99 and Table 20-5, "Frequency Options of SYSCLK with Respect to Memory Bus Speeds," on page 101 Removed 1:1 support on Table 20-4, "e500 Core to CCB Clock Ratio," on page 101 Removed MDM from Table 6-8, "DDR SDRAM Input AC Timing Specifications (At Recommended Operating Conditions)," on page 21 MDM is an Output Figure 22-1 (AV_{DD}_PLAT) Figure 22-2 (AV_{DD}_CORE) Split Figure 22-3 (formerly called just "PLL Power Supply Filter Circuit") into three figures: the original (now specific for
Clarified notes to Table 4-2 Added Section 4.4 "PCL/PCI-X Reference Clock Timing" on page 16 Clarified descriptions and added PCL/PCI-X to Table 5-2 Removed support for 266 and 200 Mbps data rates per device erratum GEN-13 in Section 6. "DDR and DDR2 SDRAM" on page 18 Clarified Note 4 of Table 6-9 Clarified the reference clock used in Section 7.2 "DUART AC Electrical Specifications" on page 25 Corrected V _{III} (min) in Table 8-1 Corrected V _{III} (min) in Table 8-2 Removed DC parameters from Table 8-3, Table 8-5, Table 8-6 Table 8-7, Table 8-14, Table 8-11, Table 8-13 and Table 8-14 Corrected V _{III} (min) in Table 9-1, "MII Management DC Electrical Characteristics," on page 39 Corrected V _{III} (min) in Table 9-1, "MII Management AC Timing Specifications (At Recommended Operating Conditions with OV _{DD} is 3.3V ± 5%)," on page 40 Updated parameter descriptions for t _{MBNCHI} , t _{MBNCH2} , t _{MBNCH2} , and t _{MBNCH2} in Table 10-4, "Local Bus Timing Parameters (BV _{DD} = 2.5V): PLL Enabled," on page 43 and Table 10-5, "Local Bus Timing Parameters: PLL Bypassed," on page 45 Updated parameter descriptions for t _{MBNCH1} , t _{MBNCH2} t _{MBNCH2} , and t _{MBNCH2} in Table 10-5, "Local Bus Timing Parameters: PLL Bypassed," on page 45 Updated parameter descriptions for t _{MBNCH1} and t _{MBNCH2} and	С	04/2008	Tc replaced by T _J
Λ 08/2007 Initial revision	В	11/2007	 Clarified notes to Table 4-2 Added Section 4.4 "PCI/PCI-X Reference Clock Timing" on page 16 Clarified descriptions and added PCI/PCI-X to Table 5-2 Removed support for 266 and 200 Mbps data rates per device erratum GEN-13 in Section 6. "DDR and DDR2 SDRAM" on page 18 Clarified Note 4 of Table 6-9 Clarified Note 4 of Table 6-9 Clarified the reference clock used in Section 7.2 "DUART AC Electrical Specifications" on page 25 Corrected V_{IH}(min) in Table 8-1 Corrected V_{IH}(max) in Table 8-2 Removed DC parameters from Table 8-3, Table 8-5, Table 8-6 Table 8-7, Table 8-14, Table 8-11, Table 8-13 and Table 8-14 Corrected V_{IH}(min) in Table 9-1, "MII Management DC Electrical Characteristics," on page 39 Corrected t_{IMCC}(min) in Table 9-2, "MII Management AC Timing Specifications (At Recommended Operating Conditions with OV_{DD} is 3.3V ± 5%)," on page 40 Updated parameter descriptions for t_{LBIVKH1}, t_{LBIVKH2}, t_{LBIXKH1}, and t_{LBIXKH2} in Table 10-4, "Local Bus Timing Parameters (BV_{DD} = 2.5V): PLL Enabled," on page 43 and Table 10-5, "Local Bus Timing Parameters: PLL Bypassed," on page 45 Updated parameter descriptions for t_{LBIVKH1}, t_{LBIVKH2}, t_{LBIXKH1}, and t_{LBIXKL2} in Table 10-5, "Local Bus Timing Parameters: PLL Bypassed," on page 45 Updated Darameter descriptions for t_{LBIVKH2} and t_{LBIXKL2} were previously labeled t_{LBIVKH2} and t_{LBIXKH2} Added LDPWAIT signal to Figure 10-2 and Figure 10-4 Added LGTA signal to Figure 10-5 and Figure 10-5 and Figure 10-7 Clarified the PCI reference clock in Section 15.2 "PCI/PCI-X AC Electrical Specifications" on page 57 Updated Section 17.1 "DC Requirements for PCI Express SD_REF_CLK and SD_REF_CLK" on page 69 Added Section 19.1 "Package Parameters" on page 87 Added PBGA thermal information in Section 21.3 "Thermal for Version 2.1.1 and 2.1.2 Silicon FC-PBGA with Full Lid and Ve
	A	08/2007	Initial revision

Table of Contents

	FEAT	JKES	1			
	DESCI	RIPTION	1			
	SCREE	ENING	1			
1	PC854	18E Architecture General Overview	2			
	1.1	Features Overview	2			
2	Electrical Characteristics					
	2.1	Overall DC Electrical Characteristics	9			
	2.2	Detailed Specification	10			
	2.3	Applicable Documents	10			
	2.4	Power Sequencing	13			
3	Powe	r Characteristics	14			
4	Input	Clocks	15			
	4.1	System Clock Timing	15			
	4.2	Real Time Clock Timing	16			
	4.3	eTSEC Gigabit Reference Clock Timing	16			
	4.4	PCI/PCI-X Reference Clock Timing	16			
	4.5	Platform to FIFO restrictions	17			
	4.6	Platform Frequency Requirements for PCI-Express and Serial RapidIO	17			
	4.7	Other Input Clocks	17			
5	RESET	Initialization	17			
	5.1	Power-On Ramp Rate	18			
6	DDR d	and DDR2 SDRAM	18			
	6.1	DDR SDRAM DC Electrical Characteristics	18			
	6.2	DDR SDRAM AC Electrical Characteristics	20			
7	DUAR	rt	24			
	7.1	DUART DC Electrical Characteristics	24			
	7.2	DUART AC Electrical Specifications	25			
8	Ether	net: Enhanced Three-Speed Ethernet (eTSEC), MII Management	25			
	8.1	Enhanced Three-Speed Ethernet Controller (eTSEC) (10/100/1Gb Mbps) – GMII/MII/TBI/ RGMII/RTBI/RMII Electrical Characteristics	25			
	8.2	FIFO, GMII, MII, TBI, RGMII, RMII, and RTBI AC Timing Specifications	27			

9	Etherr	net Management Interface Electrical Characteristics	39
	9.1	MII Management DC Electrical Characteristics	39
	9.2	MII Management AC Electrical Specifications	40
10	Local	Bus	41
	10.1	Local Bus DC Electrical Characteristics	41
	10.2	Local Bus AC Electrical Specifications	42
11	Progre	ammable Interrupt Controller	51
12	JTAG		51
	12.1	JTAG DC Electrical Characteristics	51
	12.2	JTAG AC Electrical Specifications	51
13	I ² C		53
	13.1	I ² C DC Electrical Characteristics	53
	13.2	I ² C AC Electrical Specifications	54
14	GP _{OUT}	/GP _{IN}	56
	14.1	<u>.</u>	
15	PCI/P	CI-X	57
	15.1	PCI/PCI-X DC Electrical Characteristics	57
	15.2	PCI/PCI-X AC Electrical Specifications	57
16	High-S	Speed Serial Interfaces (HSSI)	61
	16.1	Signal Terms Definition	61
	16.2	SerDes Reference Clocks	62
	16.3	SerDes Transmitter and Receiver Reference Circuits	69
17	PCI Ex	press	69
	17.1	DC Requirements for PCI Express SD_REF_CLK and SD_REF_CLK	69
	17.2	AC Requirements for PCI Express SerDes Clocks	69
	17.3	Clocking Dependencies	70
	17.4	Physical Layer Specifications	70
	17.5	Receiver Compliance Eye Diagrams	76

18	Serial I	RapidIO	77			
	18.1	DC Requirements for Serial RapidIO SD_REF_CLK and SD_REF_CLK	78			
	18.2	AC Requirements for Serial RapidIO SD_REF_CLK and SD_REF_CLK	78			
	18.3	Signal Definitions	78			
	18.4	Equalization	79			
	18.5	Explanatory Note on Transmitter and Receiver Specifications	79			
	18.6	Transmitter Specifications	79			
	18.7	Receiver Specifications	83			
	18.8	Receiver Eye Diagrams	85			
	18.9	Measurement and Test Requirements	86			
19	Packag	ge Description	87			
	19.1	Package Parameters	87			
	19.2	Mechanical Dimensions of the HiCTE FC-CBGA and FC-PBGA with Full Lid	88			
	19.3	Pinout Listings	90			
20	Clocking					
	20.1	Clock Ranges	99			
	20.2	CCB/SYSCLK PLL Ratio	99			
	20.3	e500 Core PLL Ratio	101			
	20.4	Frequency Options	101			
21	Therm	al	102			
	21.1	Thermal for Revision 2.0 Silicon HiCTE FC-CBGA with Full Lid	102			
	21.2	Thermal for Revision 2.1 Silicon HiCTE FC-CBGA with Full Lid	102			
	21.3	Thermal for Version 2.1.1 and 2.1.2 Silicon FC-PBGA with Full Lid and Version 3.1.x Silicon with Stamped Lid	103			
	21.4	Heat Sink Solution	103			
22	Systen	n Design Information	103			
	22.1	System Clocking				
	22.2	CPower Supply Design				
	22.3	CDecoupling Recommendations	105			
	22.4	CSerDes Block Power Supply Decoupling Recommendations	106			
	22.5	CConnection Recommendations	106			
	22.6	CPull-Up and Pull-Down Resistor Requirements	106			
	22.7	COutput Buffer DC Impedance				
	22.8	Configuration Pin Muxing	108			

25	Docum	ent Revision History	114
24	Ordering Information		
	23.1	Life Support Applications	112
23	Definit	ions	112
	22.12	Guideline for LBIU Parity Temination	112
	22.11	Guideline for PCI Interface Temination	112
	22.10	Guidelines for High-Speed Interface Termination	111
	22.9	JTAG Configuration Signals	108