











TPS2H000-Q1


SLVSD72D - DECEMBER 2015 - REVISED DECEMBER 2019

TPS2H000-Q1 40-V, 1000-mΩ Dual-Channel Smart High-Side Power Switch

Features

- Qualified for automotive applications
- AEC-Q100 qualified with the following results:
 - Device temperature grade 1: -40°C to 125°C ambient operating temperature range
 - Device HBM ESD classification level H2
 - Device CDM ESD classification level C4B
- Functional safety capable
 - Documentation available to aid functional safety system design
- Dual-Channel 1000-m Ω smart high-side switch with full diagnostics
 - Version A: Open-drain status output
 - Version B: Current-Sense analog output
- Wide operating voltage 3.4 to 40 V
- Ultralow standby current, <500 nA
- High-Accuracy current sense:
 - ±10% Under >5-mA load
- Adjustable current limit with external resistor ±20% under >100-mA load
- Protection:
 - Short-to-GND protection by current limit (internal or external)
 - Thermal shutdown with latch-off option and thermal swing
 - Inductive load negative voltage clamp with optimized slew rate
 - Loss of GND and loss of battery protection Typical Application Schematic

3.4-V to 40-V



Copyright © 2016, Texas Instruments Incorporated

Diagnostic:

- Overcurrent and short-to-ground detection
- Open-Load and short-to-battery detection
- Global fault for fast interrupt
- 16-Pin Thermally-Enhanced PWP package

Applications

- **Dual-Channel LED drivers**
- Dual-Channel high-side switches for sub-modules
- Dual-Channel high-side relay drivers

Description

The TPS2H000-Q1 family is a fully protected dualchannel smart high-side switch, with integrated 1000-m Ω NMOS power FETs.

Full diagnostics and high-accuracy current-sense features enable intelligent control of the load.


An external adjustable current limit improves reliability of the whole system by limiting the inrush or overload current.

Device Information⁽¹⁾

PART NUMBER	PACKAGE	CHANNELS
TPS2H000-Q1 Ver. A	LITECOD (46)	2
TPS2H000-Q1 Ver. B	HTSSOP (16)	2

(1) For all available packages, see the orderable addendum at the end of the data sheet.

Driving a Capacitive Load With Adjustable Current Limit



An IMPORTANT NOTICE at the end of this data sheet addresses availability, warranty, changes, use in safety-critical applications, intellectual property matters and other important disclaimers. PRODUCTION DATA.



Table of Contents

1	Features 1		8.3 Feature Description	. 15
2	Applications 1		8.4 Device Functional Modes	. 25
3	Description 1	9	Application and Implementation	27
4	Revision History2		9.1 Application Information	. 27
5	Device Comparison Table		9.2 Typical Application	. 27
6	Pin Configuration and Functions	10	Power Supply Recommendations	30
7	Specifications 5	11	Layout	31
•	7.1 Absolute Maximum Ratings 5		11.1 Layout Guidelines	. 31
	7.2 ESD Ratings		11.2 Layout Examples	. 31
	7.3 Recommended Operating Conditions	12	Device and Documentation Support	33
	7.4 Thermal Information		12.1 Receiving Notification of Documentation Updates	s <mark>33</mark>
	7.5 Electrical Characteristics		12.2 Community Resources	. 33
	7.6 Switching Characteristics		12.3 Trademarks	. 33
	7.7 Typical Characteristics		12.4 Electrostatic Discharge Caution	. 33
8	Detailed Description 14		12.5 Glossary	. 33
	8.1 Overview	13	Mechanical, Packaging, and Orderable	
	8.2 Functional Block Diagram		Information	33
	• • • • • • • • • • • • • • • • • • •			

4 Revision History

Changes from Revision C (July 2019) to Revision D	Page
Added Functional safety capable link to the <i>Features</i> section	1
Changes from Revision B (March 2018) to Revision C	Page
Changed the adjustable current limit from 2.5 A to 0.5 A in the Detailed Design Procedure section	28
Changes from Revision A (October 2016) to Revision B	Page
Added footnote 2 to the <i>Electrical Characteristics</i> table	8
Added reverse current protection information to the Reverse-Current Protection section	24
Changes from Original (December 2015) to Revision A	Page
Changed data sheet from PRODUCT PREVIEW to PRODUCTION DATA	1

Product Folder Links: TPS2H000-Q1

Submit Documentation Feedback




5 Device Comparison Table

PART NUMBER	FAULT REPORTING MODE
TPS2H000-Q1 Version A	Open-drain digital output
TPS2H000-Q1 Version B	Current-sense analog output

6 Pin Configuration and Functions

PWP PowerPAD™ Package 16-Pin HTSSOP With Exposed Thermal Pad TPS2H000-Q1 Version A Top View




NC - No internal connection

Copyright © 2015–2019, Texas Instruments Incorporated



PWP PowerPAD Package 16-Pin HTSSOP With Exposed Thermal Pad TPS2H000-Q1 Version B Top View



NC - No internal connection

Pin Functions

	PIN			
NAME	N	0.	I/O	DESCRIPTION
IVAIVIE	VERSION A	VERSION B		
CL	7	7	0	Adjustable current limit. Connect to device GND if external current limit is not used.
CS		6	0	Current-sense output
DIAG_EN	3	3	l	Enable-disable pin for diagnostics; internal pulldown
FAULT	_	4	0	Global fault report with open-drain structure, ORed logic for dual-channel fault conditions
GND	8	8	_	Ground pin
IN1	1	1	I	Input control for channel 1 activation; internal pulldown
IN2	2	2	l	Input control for channel 2 activation; internal pulldown
NC	4, 10	10	_	No internal connection
ST1	5	_	0	Open-drain diagnostic status output for channel 1
ST2	6	_	0	Open-drain diagnostic status output for channel 2
SEL	_	5	I	CS channel-selection bit; internal pulldown
THER	9	9	I	Thermal shutdown behavior control, latch off or auto-retry; internal pulldown
OUT1	15, 16	15, 16	0	Output of the channel 1 high side-switch, connected to the load
OUT2	11, 12	11, 12	0	Output of the channel 2 high side-switch, connected to the load
VS	13, 14	13, 14	1	Power supply
Thermal pad	_	_	_	Connect to device GND or leave floating

Product Folder Links: TPS2H000-Q1



Specifications

7.1 Absolute Maximum Ratings

over operating ambient temperature range (unless otherwise noted) (1)(2)

		MIN	MAX	UNIT
Supply voltage	t < 400 ms		45	V
Reverse polarity voltage	e ⁽³⁾	-36		V
Current on GND pin	t < 2 minutes	-100	250	mA
Voltage on INx, DIAG_I	EN, SEL, and THER pins	-0.3	7	V
Current on INx, DIAG_I	EN, SEL, and THER pins	-10	_	mA
Voltage on STx or FAU	TT pins	-0.3	7	V
Current on STx or FAULT pins		-30	10	mA
Voltage on CS pin		-2.7	7	V
Current on CS pin		_	30	mA
Voltage on CL pin		-0.3	7	V
Current on CL pin		_	6	mA
Inductive load switch-of	f energy dissipation, single pulse, single channel (4)	_	40	mJ
Operating junction temp	perature, T _J	-40	150	°C
Storage temperature, T	stq	-65	150	°C

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

7.2 ESD Ratings

			VALUE	UNIT
	Human-body model (HBM), per AEC Q100-002 ⁽¹⁾	All pins	±4000	
V _(ESD)	Charged-device model (CDM), per AEC Q100-011	All pins	±750	V
(ESD)		Corner pins (1, 8, 9, and 16)	±750	

⁽¹⁾ AEC Q100-002 indicates that HBM stressing shall be in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

7.3 Recommended Operating Conditions

over operating ambient temperature range (unless otherwise noted)

		MIN	MAX	UNIT
V _{VS}	Supply operating voltage	4	40	V
	Voltage on INx, DIAG EN, SEL, and THER pins	0	5	V
	Voltage on STx and FAULT pins	0	5	V
	Nominal dc load current	0	0.75	Α
T_A	Operating ambient temperature	-40	125	°C

7.4 Thermal Information

	TPS2H000-Q1	
THERMAL METRIC ⁽¹⁾	PWP (HTSSOP)	UNIT
	16 PINS	
R _{θJA} Junction-to-ambient thermal resistance	39.1	°C/W

For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

All voltage values are with respect to the ground plane.

Reverse polarity condition: t < 60 s, reverse current $< I_{R(2)}$, $V_{INx} = 0$ V, all channels reverse, GND pin 1-k Ω resistor in parallel with diode. Test condition: $V_{VS} = 13.5$ V, L = 300 mH, $T_J = 150^{\circ}$ C. FR4 2s2p board, 2 × 70- μ m Cu, 2 × 35- μ m Cu. 600 mm² thermal pad copper



Thermal Information (continued)

	THERMAL METRIC ⁽¹⁾	TPS2H000-Q1 PWP (HTSSOP) 16 PINS	UNIT
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	29	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	22.9	°C/W
ΨЈТ	Junction-to-top characterization parameter	0.9	°C/W
ΨЈВ	Junction-to-board characterization parameter	22.7	°C/W
R ₀ JC(bot)	Junction-to-case (bottom) thermal resistance	2.3	°C/W

7.5 Electrical Characteristics

 $5 \text{ V} < \text{V}_{\text{VS}} < 40 \text{ V}; -40^{\circ}\text{C} < \text{T}_{\text{J}} < 150^{\circ}\text{C}, \text{ unless otherwise specified})$

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
OPERATIN	G VOLTAGE					
V _{VS(nom)}	Nominal operating voltage		4		40	V
V _{VS(uvr)}	Undervoltage turnon	V _{VS} rises up	3.5	3.7	4	V
V _{VS(uvf)}	Undervoltage shutdown	V _{VS} falls down	3	3.2	3.4	V
V _(uv,hys)	Undervoltage shutdown, hysteresis			0.5		V

Submit Documentation Feedback



Electrical Characteristics (continued)

5 V < V_{VS} < 40 V; -40° C < T_{J} < 150°C, unless otherwise specified)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
OPERATIN	G CURRENT	'				
I _(op)	Nominal operating current ⁽¹⁾	$V_{VS} = 13.5 \text{ V}, \ V_{INx} = 5 \text{ V}, \ V_{DIAG_EN} = 0 \text{ V}, \ I_{OUTx} = 0.1 \text{ A},$ current limit = 0.5 A, all channels on			7	mA
ı	Standby current	$\begin{aligned} &V_{VS}=13.5 \text{ V, } V_{INx}=V_{DIAG_EN}=V_{CS}=V_{CL}=V_{OUTx}=\\ &THER=0 \text{ V,}\\ &T_{J}=25^{\circ}C \end{aligned}$			0.5	μA
I(off)	Standby current	$\begin{aligned} &V_{VS}=13.5 \text{ V, } V_{INx}=V_{DIAG_EN}=V_{CS}=V_{CL}=V_{OUTx}=\\ &THER=0 \text{ V,}\\ &T_{J}=125^{\circ}C \end{aligned}$			3	μΑ
I _(off,diag)	Standby current with diagnostic enabled	$V_{VS} = 13.5$ V, $V_{INx} = 0$ V, $V_{DIAG_EN} = 5$ V, $V_{VS} - V_{OUTx} > V_{(ol,off)}$, not in open-load mode			3	mA
t _(off,diag)	Standby mode deglitch time ⁽¹⁾	IN from high to low, if deglitch time > $t_{(\mbox{\scriptsize off,deg})}$, the device enters into standby mode.	10	12.5	15	ms
I _{lkg(out)}	Output leakage current in off-state	$V_{VS} = 13.5 \text{ V}, V_{INx} = V_{OUTx} = 0, V_{DIAG_EN} = 5 \text{ V}$			2	μΑ
POWER ST	AGE					
r	On-state resistance ⁽¹⁾	$V_{VS} \ge 3.5 \text{ V}, T_J = 25^{\circ}\text{C}$		1000		mΩ
r _{DS(on)}	Internal current limit Current limit during thermal	V _{VS} ≥ 3.5 V, T _J = 150°C			2000	mΩ
I _{CL(int)}	Internal current limit	Internal current limit value, CL pin connected to GND	1		1.6	Α
-	Current limit during the armal	Internal current limit value under thermal shutdown		0.8		Α
I _{CL(TSD)}	shutdown ⁽¹⁾	External current limit value under thermal shutdown. The percentage of the external current limit setting value		60%		
V _{DS(clamp)}	Drain-to-source internal clamp voltage		46		65	V
	ODE CHARACTERISTICS	<u>'</u>				
V _F	Drain-source diode voltage	$IN = 0$, $I_{OUTx} = -0.15$ A.	0.3	0.8	1	V
		$t < 60 \text{ s, V}_{\text{INx}} = 0 \text{ V, T}_{\text{J}} = 25^{\circ}\text{C}$, single channel reversed, short-to-battery condition		1		
I _{R(1)} , I _{R(2)}	Continuous reverse current from source to drain ⁽¹⁾	$t < 60 \text{ s, V}_{INx} = 0 \text{ V, GND pin } 1-k\Omega$ resistor in parallel with diode. $T_J = 25^{\circ}\text{C.}$ Reverse-polarity condition, all channels reversed		1		Α
LOGIC INP	JT (INx, DIAG_EN, SEL, THER)	 			+	
V _{IH}	Logic high-level voltage		2			V
V _{IL}	Logic low-level voltage				0.8	V
		INx, SEL, THER, V _{INx} = V _{SEL} = V _{THER} = 5 V	100	175	250	
$R_{(logic,pd)}$	Logic-pin pulldown resistor	, , iii de liiek				kΩ
	3.1 1	DIAG EN. V _{VS} = V _{DIAG EN} = 5 V	150	275	400	K22
DIAGNOST		DIAG_EN. $V_{VS} = V_{DIAG_{EN}} = 5 \text{ V}$		275		- K32
		DIAG_EN. V _{VS} = V _{DIAG_EN} = 5 V		275		μA
I _{lkg(GND_loss)}	ICS Output leakage current under GND	DIAG_EN. $V_{VS} = V_{DIAG_EN} = 5 \text{ V}$ $IN = 0 \text{ V, when } V_{VS} - V_{OUTx} < V_{(ol,off)}, \text{ duration longer than } t_{(ol,off)}, \text{ then open load is detected, off state}$		275	400	
I _{Ikg(GND_loss)} V _(ol,off)	Output leakage current under GND loss condition	$IN = 0 \text{ V, when } V_{VS} - V_{OUTx} < V_{(ol,off)}, \text{ duration longer than } \\ t_{(ol,off)}, \text{ then open load is detected, off state}$	150	275	100	μА
$I_{lkg(GND_loss)}$ $V_{(ol,off)}$ $t_{d(ol,off)}$	Output leakage current under GND loss condition Open-load detection threshold Open-load detection threshold deglitch	IN = 0 V, when $V_{VS} - V_{OUTx} < V_{(ol,off)}$, duration longer than $t_{(ol,off)}$, then open load is detected, off state IN = 0 V, when $V_{VS} - V_{OUTx} < V_{(ol,off)}$, duration longer than	1.6		100	μA V
$I_{lkg(GND_loss)}$ $V_{(ol,off)}$ $t_{d(ol,off)}$ $I_{(ol,off)}$	Output leakage current under GND loss condition Open-load detection threshold Open-load detection threshold deglitch time (see Figure 3)	$\begin{split} &\text{IN} = 0 \text{ V, when } V_{\text{VS}} - V_{\text{OUTx}} < V_{\text{(ol,off)}}, \text{ duration longer than } \\ &t_{\text{(ol,off)}}, \text{ then open load is detected, off state} \\ &\text{IN} = 0 \text{ V, when } V_{\text{VS}} - V_{\text{OUTx}} < V_{\text{(ol,off)}}, \text{ duration longer than } \\ &t_{\text{(ol,off)}}, \text{ then open load is detected, off state} \\ &V_{\text{INx}} = 0 \text{ V, } V_{\text{DIAG_EN}} = 5 \text{ V, } V_{\text{VS}} = V_{\text{OUTx}} = 13.5 \text{ V, } T_{\text{J}} = 13.5 \text{ V}, \end{split}$	1.6		100	μA V μs
$I_{lkg(GND_loss)}$ $V_{(ol,off)}$ $t_{d(ol,off)}$ $I_{(ol,off)}$ $V_{OL(STx)}$	Output leakage current under GND loss condition Open-load detection threshold Open-load detection threshold deglitch time (see Figure 3) Off-state output sink current	$\begin{split} & IN = 0 \text{ V, when } V_{VS} - V_{OUTx} < V_{(ol,off)}, \text{ duration longer than} \\ & t_{(ol,off)}, \text{ then open load is detected, off state} \\ & IN = 0 \text{ V, when } V_{VS} - V_{OUTx} < V_{(ol,off)}, \text{ duration longer than} \\ & t_{(ol,off)}, \text{ then open load is detected, off state} \\ & V_{INx} = 0 \text{ V, } V_{DIAG_EN} = 5 \text{ V, } V_{VS} = V_{OUTx} = 13.5 \text{ V, } T_J = 125^{\circ}\text{C, open load} \end{split}$	1.6		100 2.6 800	μA V μs
$I_{lkg(GND_loss)}$ $V_{(ol,off)}$ $t_{d(ol,off)}$ $I_{(ol,off)}$ $V_{OL(STx)}$ $V_{OL(FAULT)}$	Output leakage current under GND loss condition Open-load detection threshold Open-load detection threshold deglitch time (see Figure 3) Off-state output sink current Status low-output voltage	$\begin{split} & \text{IN} = 0 \text{ V, when } V_{\text{VS}} - V_{\text{OUTx}} < V_{\text{(ol,off)}}, \text{ duration longer than} \\ & t_{\text{(ol,off)}}, \text{ then open load is detected, off state} \\ & \text{IN} = 0 \text{ V, when } V_{\text{VS}} - V_{\text{OUTx}} < V_{\text{(ol,off)}}, \text{ duration longer than} \\ & t_{\text{(ol,off)}}, \text{ then open load is detected, off state} \\ & V_{\text{INx}} = 0 \text{ V, } V_{\text{DIAG_EN}} = 5 \text{ V, } V_{\text{VS}} = V_{\text{OUTx}} = 13.5 \text{ V, } T_{\text{J}} = \\ & 125^{\circ}\text{C, open load} \\ & I_{\text{STx}} = 2 \text{ mA, version A only} \end{split}$	1.6		100 2.6 800	μA V μs μA
$I_{lkg(GND_loss)}$ $V_{(ol,off)}$ $t_{d(ol,off)}$ $I_{(ol,off)}$ $V_{OL(STx)}$ $V_{OL(FAULT)}$ $t_{CL(deg)}$	Output leakage current under GND loss condition Open-load detection threshold Open-load detection threshold deglitch time (see Figure 3) Off-state output sink current Status low-output voltage Fault low-output voltage Deglitch time when current limit	IN = 0 V, when $V_{VS} - V_{OUTx} < V_{(ol,off)}$, duration longer than $t_{(ol,off)}$, then open load is detected, off state IN = 0 V, when $V_{VS} - V_{OUTx} < V_{(ol,off)}$, duration longer than $t_{(ol,off)}$, then open load is detected, off state $V_{INx} = 0 V$, $V_{DIAG,EN} = 5 V$, $V_{VS} = V_{OUTx} = 13.5 V$, $V_{JS} = 125^{\circ}C$, open load $I_{STx} = 2 \text{ mA}$, version A only $I_{FAULT} = 2 \text{ mA}$, version B only $V_{INx} = V_{DIAG,EN} = 5 V$, the dealitch time from current limit	1.6 300 -75		100 2.6 800 0.2 0.2	μΑ V μs μΑ V
V _(ol,off) V _(ol,off) I _(ol,off) V _{OL(STx)} V _{OL(FAULT)} T _(SD)	Output leakage current under GND loss condition Open-load detection threshold Open-load detection threshold deglitch time (see Figure 3) Off-state output sink current Status low-output voltage Fault low-output voltage Deglitch time when current limit occurs (1)	IN = 0 V, when $V_{VS} - V_{OUTx} < V_{(ol,off)}$, duration longer than $t_{(ol,off)}$, then open load is detected, off state IN = 0 V, when $V_{VS} - V_{OUTx} < V_{(ol,off)}$, duration longer than $t_{(ol,off)}$, then open load is detected, off state $V_{INx} = 0 V$, $V_{DIAG,EN} = 5 V$, $V_{VS} = V_{OUTx} = 13.5 V$, $V_{JS} = 125^{\circ}C$, open load $I_{STx} = 2 \text{ mA}$, version A only $I_{FAULT} = 2 \text{ mA}$, version B only $V_{INx} = V_{DIAG,EN} = 5 V$, the dealitch time from current limit	1.6 300 -75	600	100 2.6 800 0.2 0.2	μA V μs μA V V
DIAGNOST Ilkg(GND_loss) V(ol,off) td(ol,off) VOL(STx) VOL(FAULT) tCL(deg) T(SD) T(SD,rst) T(SW)	Output leakage current under GND loss condition Open-load detection threshold Open-load detection threshold deglitch time (see Figure 3) Off-state output sink current Status low-output voltage Fault low-output voltage Deglitch time when current limit occurs ⁽¹⁾ Thermal shutdown threshold ⁽¹⁾ Thermal shutdown status reset	IN = 0 V, when $V_{VS} - V_{OUTx} < V_{(ol,off)}$, duration longer than $t_{(ol,off)}$, then open load is detected, off state IN = 0 V, when $V_{VS} - V_{OUTx} < V_{(ol,off)}$, duration longer than $t_{(ol,off)}$, then open load is detected, off state $V_{INx} = 0 V$, $V_{DIAG,EN} = 5 V$, $V_{VS} = V_{OUTx} = 13.5 V$, $V_{JS} = 125^{\circ}C$, open load $I_{STx} = 2 \text{ mA}$, version A only $I_{FAULT} = 2 \text{ mA}$, version B only $V_{INx} = V_{DIAG,EN} = 5 V$, the dealitch time from current limit	1.6 300 -75	600	100 2.6 800 0.2 0.2	μA V μs μA V V γ ν

⁽¹⁾ Value specified by design, not subject to production test



Electrical Characteristics (continued)

5 V < V_{VS} < 40 V; -40 °C < T_J < 150 °C, unless otherwise specified)

	PARAMETER	TEST CONDITIONS	MIN	TYP MAX	UNIT	
CURRENT S	ENSE (Version B) AND CURRENT LIMI	Т	·			
K _(CS)	Current-sense ratio			80		
K _(CL)	Current-limit ratio			300		
V _{CL(th)}	Current limit internal threshold ⁽¹⁾			0.8	V	
dK _(CS) / Current-sense a K _(CS) I _{OUTx}) /I _{OUTx} × 10		V _{VS} = 13.5 V, I _{OUTx} ≥ 1 mA	-50%	50%		
		V _{VS} = 13.5 V, I _{OUTx} ≥ 2 mA	-25%	25%		
	Current-sense accuracy, (I _{CS} × K _(CS) –	V _{VS} = 13.5 V, I _{OUTx} ≥ 5 mA	-10%	10%		
	IOUIX/ /IOUIX ~ IOU	V _{VS} = 13.5 V, I _{OUTx} ≥ 25 mA	-3%	3%		
		V _{VS} = 13.5 V, I _{OUTx} ≥ 100 mA	-2.5%	2.5%		
dK _(CL) / K _(CL)	External current limit accuracy $^{(2)}$ ($I_{OUTx} - I_{CL} \times K_{(CL)}$) × 100 / ($I_{CL} \times K_{(CL)}$)	V _{VS} = 13.5 V, I _(limit) ≥ 50 mA	-25%	25%		
		I _(limit) ≥ 100 mA	-20%	20%		
		I _(limit) ≥ 200 mA	-15%	15%		
		$V_{VS} = 13.5 \text{ V}, 0.5 \text{ A} \le I_{(limit)} \le 0.9 \text{ A}$	-10%	10%		
		V _{VS} ≥ 6.5 V	0	4		
$V_{\text{CS(lin)}}$	Current-sense voltage linear range ⁽¹⁾	5 V ≤ V _{VS} < 6.5 V	0	V _{VS} – 2.5	V	
	Output 200000 (1)	V _{VS} = 13.5 V, V _{CS(lin)} ≤ 4 V	0	0.75	^	
I _{OUTx(lin)}	Output-current linear range ⁽¹⁾	5 V ≤ V _{VS} < 6.5 V, V _{CS(lin)} ≤ V _{VS} - 2.5 V	0	0.5	A	
V _{CS(H)}		V _{VS} ≥ 7 V, fault mode	4.5	6.5	V	
	Current sense pin output voltage ⁽¹⁾	5 V ≤ V _{VS} < 7 V, fault mode	Min(V _{VS} – 2, 4.5)	6.5	V	
I _{CS(H)}	Current-sense pin output current	V _{CS} = 4.5 V, V _{VS} = 13.5 V	15		mA	
I _{lkg(CS)}	Current-sense leakage current in disabled mode	V _{DIAG_EN} = 0 V, T _J = 125°C		0.5	μΑ	

(2) External current limit accuracy is only applicable to overload conditions greater than 1.5 x the current limit setting

7.6 Switching Characteristics

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t _{d(on)}	Delay time, V _{OUTx} 10% after V _{INx} ↑ (See Figure 1.)	V_{VS} = 13.5 V, V_{DIAG_EN} = 5 V, I_{OUTx} = 0.1 A, IN rising edge to 10% of V_{OUTx}	10	30	60	μs
t _{d(off)}	Delay time, V_{OUTx} 90% after $V_{INx}\downarrow$ (See Figure 1.)	V_{VS} = 13.5 V, V_{DIAG_EN} = 5 V, I_{OUTx} = 0.1 A, IN falling edge to 90% of V_{OUTx}	10	30	60	μs
dV/dt(on)	Turnon slew rate	$\rm V_{\rm VS} = 13.5~V,~V_{\rm DIAG_EN} = 5~V,~I_{\rm OUTx} = 0.1~A,~V_{\rm OUTx}~from~10\%~to~90\%$	0.1	0.25	0.5	V/µs
dV/dt(off)	Turnoff slew rate	$V_{VS} = 13.5$ V, $V_{DIAG_EN} = 5$ V, $I_{OUTx} = 0.1$ A, V_{OUTx} from 90% to 10%	0.3	0.5	0.9	V/µs
t _{d(match)}	$t_{d(rise)} - t_{d(fall)}$ (See Figure 1.)	$\begin{aligned} &V_{VS} = 13.5 \text{ V, I}_{L} = 0.1 \text{ A. } t_{d, \text{ rise}} \text{ is the IN rising edge to} \\ &V_{OUTx} = 90\%. \\ &t_{d(fall)} \text{ is the IN falling edge to } V_{OUTx} = 10\%. \end{aligned}$	-60		60	μs
CURRENT-	SENSE CHARACTERISTICS (See Figure 2.)					
t _{CS(off1)}	CS settling time from DIAG_EN disabled ⁽¹⁾	V_{VS} = 13.5 V, V_{INx} = 5 V, I_{OUTx} = 0.1 A. current limit = 0.5 A. DIAG_EN falling edge to 10% of V_{CS} .			20	μs
t _{CS(on1)}	CS settling time from DIAG_EN enabled ⁽¹⁾	V_{VS} = 13.5 V, V_{INx} = 5 V, I_{OUTx} = 0.1 A. current limit is 0.5 A. DIAG_EN rising edge to 90% of V_{CS} .			20	μs
t _{CS(off2)}	CS settling time from IN falling edge	$V_{VS}=13.5$ V, $V_{DIAG_EN}=5$ V, $I_{OUTx}=0.1$ A. current limit = 0.5 A. IN falling edge to 10% of V_{CS}			70	μs
t _{CS(on2)}	CS settling time from IN rising edge	$V_{VS}=13.5$ V, $V_{DIAG_EN}=5$ V, $I_{OUTx}=0.1$ A. current limit = 0.5 A. IN rising edge to 90% of V_{CS}	40		120	μs
t _{SEL}	Multi-sense transition delay from channel to channel	V _{DIAG_EN} = 5 V, current sense output delay when multi- sense pin SEL transitions from channel to channel			50	μs

(1) Value specified by design, not subject to production test

Submit Documentation Feedback






Figure 1. Output Delay Characteristics




Figure 2. CS Delay Characteristics




Figure 3. Open-Load Blanking-Time Characteristics





Figure 4. Multi-Sense Transition Delay

Product Folder Links: TPS2H000-Q1

Copyright © 2015–2019, Texas Instruments Incorporated

TEXAS INSTRUMENTS

7.7 Typical Characteristics




Submit Documentation Feedback

Copyright © 2015–2019, Texas Instruments Incorporated

10



Typical Characteristics (continued)




Product Folder Links: TPS2H000-Q1

Copyright © 2015–2019, Texas Instruments Incorporated

TEXAS INSTRUMENTS


Typical Characteristics (continued)



Product Folder Links: TPS2H000-Q1



Typical Characteristics (continued)



Product Folder Links: TPS2H000-Q1



8 Detailed Description

8.1 Overview

The TPS2H000-Q1 device is a smart high-side switch, with internal charge pump and dual-channel integrated NMOS power FETs. Full diagnostics and high-accuracy current-sense features enable intelligent control of the load. The adjustable current-limit function greatly improves the reliability of whole system. The device has two versions with different diagnostic reporting, the open-drain digital output (version A) and the current-sense analog output (version B).

For version A, the device implements the digital fault report with an open-drain structure. When a fault occurs, the device pulls STx down to GND. A 3.3- or 5-V external pullup is required to match the microcontroller supply level. The digital status of each channel can report individually, or globally by connecting the STx pins together.

For version B, high-accuracy current sense makes the diagnostics more accurate without further calibration. One integrated current mirror can source 1 / $K_{(CS)}$ of the load current. The mirrored current flows into the CS-pin resistor to become a voltage signal. $K_{(CS)}$ is a constant value across temperature and supply voltage. A wide linear region from 0 V to 4 V allows a better real-time load-current monitoring. The CS pin can also report a fault with pullup voltage of $V_{CS(H)}$.

The external high-accuracy current limit allows setting the current-limit value by applications. When overcurrent occurs, the device improves system reliability by clamping the inrush current effectively. The device can also save system cost by reducing the size of PCB traces and connectors, and the capacity of the preceding power stage. Besides, the device also implements an internal current limit with a fixed value.


For inductive loads (relays, solenoids, valves), the device implements an active clamp between drain and source to protect itself. During the inductive switching-off cycle, both the energy of the power supply and the load are dissipated on the high-side switch. The device also optimizes the switching-off slew rate when the clamp is active, which helps the system design by keeping the effects of transient power and EMI to a minimum.

The TPS2H000-Q1 device is a smart high-side switch for a wide variety of resistive, inductive, and capacitive loads, including LEDs, relays, and sub-modules.

Submit Documentation Feedback



8.2 Functional Block Diagram



8.3 Feature Description

8.3.1 Pin Current and Voltage Conventions

For reference purposes throughout the data sheet, current directions on their respective pins are as shown by the arrows in Figure 25. All voltages are measured relative to the ground plane.

Copyright © 2015–2019, Texas Instruments Incorporated



Feature Description (continued)




Figure 25. Voltage and Current Conventions

8.3.2 Accurate Current Sense

High-accuracy current sense is implemented in the version-B device. It allows a better real-time monitoring effect and more-accurate diagnostics without further calibration.

One integrated current mirror can source 1 / $K_{(CS)}$ of the load current, and the mirrored current flows into the external current sense resistor to become a voltage signal. The current mirror is shared by the dual channels. $K_{(CS)}$ is the ratio of the output current and the sense current. It is a constant value across the temperature and supply voltage. Each device is calibrated accurately during production, so post-calibration is not required. See Figure 26 for more details.




Figure 26. Current-Sense Block Diagram

Product Folder Links: TPS2H000-Q1

Submit Documentation Feedback

Copyright © 2015–2019, Texas Instruments Incorporated

Downloaded from Arrow.com.



Feature Description (continued)

When a fault occurs, the CS pin also works as a fault report with a pullup voltage, $V_{CS(H)}$. See Figure 27 for more details.




Figure 27. Current-Sense Output-Voltage Curve

Use Equation 1 to calculate $R_{(CS)}$.

$$R_{(CS)} = \frac{V_{CS}}{I_{CS}} = \frac{V_{CS} \times K_{(CS)}}{I_{OUTx}}$$
(1)

Take the following points into consideration when calculating $R_{(CS)}$.

 Ensure V_{CS} is within the current-sense linear region (V_{CS}, I_{OUTx(lin)}) across the full range of the load current. Check R_(CS) with Equation 2.

$$R_{(CS)} = \frac{V_{CS}}{I_{CS}} \le \frac{V_{CS(lin)}}{I_{CS}}$$
(2)

• In fault mode, ensure I_{CS} is within the source capacity of the CS pin (I_{CS(H)}). Check R_(CS) with Equation 3.

$$R_{(CS)} = \frac{V_{CS}}{I_{CS}} \ge \frac{V_{CS(H,min)}}{I_{CS(H,min)}}$$
(3)

8.3.3 Adjustable Current Limit

A high-accuracy current limit allows high reliability of the design. It protects the load and the power supply from overstressing during short-circuit-to-GND or power-up conditions. The current limit can also save system cost by reducing the size of PCB traces and connectors, and the capacity of the preceding power stage.

When a current-limit threshold is hit, a closed loop activates immediately. The output current is clamped at the set value, and a fault is reported out. The device heats up due to the high power dissipation on the power FET. If thermal shutdown occurs, the current limit is set to $I_{CL(TSD)}$ to reduce the power dissipation on the power FET. See Figure 28 for more details.

The device has two current-limit thresholds.

- Internal current limit The internal current limit is fixed at I_{CL(int)}. Tie the CL pin directly to the device GND for large-transient-current applications.
- External adjustable current limit An external resistor is used to set the current-limit threshold. Use the Equation 4 to calculate the R_(CL). V_{CL(th)} is the internal band-gap voltage. K_(CL) is the ratio of the output current and the current-limit set value. It is constant across the temperature and supply voltage. The external adjustable current limit allows the flexibility to set the current limit value by applications.

(4)



Feature Description (continued)

$$I_{CL} = \frac{V_{CL(th)}}{R_{(CL)}} = \frac{I_{OUT}}{K_{(CL)}}$$

$$R_{(CL)} = \frac{V_{CL(th)} \times K_{(CL)}}{I_{OUT}}$$

Internal Current Limit

VCL(th)

External Current Limit

CL

Figure 28. Current-Limit Block Diargam

Note that if using a GND network which causes a level shift between the device GND and board GND, the CL pin must be connected with device GND.

For better protection from a hard short-to-GND condition (when the INx pins are enabled, a short to GND occurs suddenly), the device implements a fast-trip protection to turn off the related channel before the current-limit closed loop is set up. The fast-trip response time is less than 1 μ s, typically. With this fast response, the device can achieve better inrush current-suppression performance.

8.3.4 Inductive-Load Switching-Off Clamp

When switching an inductive load off, the inductive reactance tends to pull the output voltage negative. Excessive negative voltage could cause the power FET to break down. To protect the power FET, an internal clamp between drain and source is implemented, namely $V_{DS(clamp)}$.

$$V_{DS(clamp)} = V_{VS} - V_{OUT}$$
 (5)

During the period of demagnetization (t_{decay}), the power FET is turned on for inductance-energy dissipation. The total energy is dissipated in the high-side switch. Total energy includes the energy of the power supply ($E_{(VS)}$) and the energy of the load ($E_{(load)}$). If resistance is in series with inductance, some of the load energy is dissipated on the resistance.

Product Folder Links: TPS2H000-Q1

Submit Documentation Feedback



Feature Description (continued)

$$E_{(HSS)} = E_{(VS)} + E_{(load)} = E_{(VS)} + E_{(L)} - E_{(R)}$$
(6)

When an inductive load switches off, $E_{(HSS)}$ causes high thermal stressing on the device. The upper limit of the power dissipation depends on the device intrinsic capacity, ambient temperature, and board dissipation condition.




Figure 29. Drain-to-Source Clamping Structure




Figure 30. Inductive Load Switching-Off Diagram

From the perspective of the high-side switch, $E_{(HSS)}$ equals the integration value during the demagnetization period.

$$\begin{split} E_{(HSS)} &= \int_{0}^{t_{(decay)}} V_{DS(clamp)} \times I_{OUT}(t) dt \\ t_{(decay)} &= \frac{L}{R} \times In \left(\frac{R \times I_{OUT(max)} + \left| V_{OUT} \right|}{\left| V_{OUT} \right|} \right) \\ E_{(HSS)} &= L \times \frac{V_{VS} + \left| V_{OUT} \right|}{R^2} \times \left[R \times I_{OUT(max)} - \left| V_{OUT} \right| \ In \left(\frac{R \times I_{OUT(max)} + \left| V_{OUT} \right|}{\left| V_{OUT} \right|} \right) \right] \end{split}$$

Copyright © 2015–2019, Texas Instruments Incorporated



Feature Description (continued)

When R approximately equals 0, E_(HSD) can be given simply as:

$$E_{(HSS)} = \frac{1}{2} \times L \times I_{OUT(max)}^{2} \frac{V_{VS} + |V_{OUT}|}{|V_{OUT}|}$$
(8)

Note that for PWM-controlled inductive loads, it is recommended to add the external free-wheeling circuitry shown in Figure 31 to protect the device from repetitive power stressing. TVS is used to achieve the fast decay. See Figure 31 for more details.




Figure 31. Protection With External Circuitry

8.3.5 Fault Detection and Reporting

8.3.5.1 Diagnostic Enable Function

The DIAG_EN pin enables or disables the diagnostic functions. If multiple devices are used, but the ADC resource is limited in the microcontroller, the MCU can use GPIOs to set DIAG_EN high to enable the diagnostics of one device while disabling the diagnostics of the other devices by setting DIAG_EN low. In addition, the device can keep the power consumption to a minimum by setting DIAG_EN and INx low.

8.3.5.2 Multiplexing of Current Sense

For version B, SEL is used to multiplex the shared current-sense function between the two channels. See Table 1 for more details.

Table 1. Diagnosis Configuration Table

DIAG_EN	INx	SEL	CS ACTIVATED CHANNEL	CS, FAULT, STx	PROTECTIONS AND DIAGNOSTICS
	Н			Lligh impodonce	Diagnostics disabled, full protection
L	L	_	_	High impedance	Diagnostics disabled, no protection
			Channel 1	Con Toble 0	Con Table 2
Н	_	1	Channel 2	See Table 2	See Table 2

Product Folder Links: TPS2H000-Q1

Submit Documentation Feedback



8.3.5.3 Fault Table

Table 2 applies when the DIAG_EN pin is enabled.

Table 2. Fault Table

CONDITIONS	INx	OUTx	THER	CRITERION	STx (VER. A)	CS (VER. B)	FAULT (VER. B)	FAULT RECOVERY		
	L	L	_	_	Н	0	Н	_		
Normal	Н	Н	_	_	Н	In linear region	Н	_		
Overlaod, short to ground	Н	L	_	Current limit triggered	L	V _{CS(H)}	L	Auto		
Open load ⁽¹⁾ , short to battery, reverse polarity	L	Н	_	$V_{VS} - V_{OUTx} < V_{(ol,off)}$	L	V _{CS(H)}	L	Auto		
Thermal shutdown	Н	_	L	T _{SD} triggered	L	V _{CS(H)}	L	Output auto-retry. Fault recovers when T _J < T _(SD,rst) or when INx toggles.		
			Н	- OD 00		33(11)		Output latch off. Fault recovers when INx toggles.		
Thermal swing	Н	_	_	T _{SW} triggered	L	V _{CS(H)}	L	Auto		

⁽¹⁾ An external pullup is required for open-load detection.

8.3.5.4 STx and FAULT Reporting

For version A, two individual $\overline{\text{STx}}$ pins report the fault conditions, each pin for its respective channel. When a fault condition occurs, it pulls $\overline{\text{STx}}$ down to GND. A 3.3- or 5-V external pullup is required to match the supply level of the microcontroller. The digital status of each channel can be reported individually, or globally by connecting all the $\overline{\text{STx}}$ pins together.

For version B, a global FAULT pin is used to monitor the global fault condition among all the channels. When a fault condition occurs on any channel, the FAULT pin is pulled down to GND. A 3.3-V or 5-V external pullup is required to match the supply level of the microcontroller.

After the FAULT report, the microcontroller can check and identify the channel in fault status by multiplexed current sensing. The CS pin also works as a fault report with an internal pullup voltage, $V_{CS(H)}$.

8.3.6 Full Diagnostics

8.3.6.1 Short-to-GND and Overload Detection

When a channel is on, a short to GND or overload condition causes overcurrent. If the overcurrent triggers either the internal or external current-limit threshold, the fault condition is reported out. The microcontroller can handle the overcurrent by turning off the switch. The device heats up if no actions are taken. If a thermal shutdown occurs, the current limit is $I_{CL(TSD)}$ to keep the power stressing on the power FET to a minimum. The device automatically recovers when the fault condition is removed.

8.3.6.2 Open-Load Detection

8.3.6.2.1 Channel On

When a channel on, benefiting from the high-accuracy current sense in a small current range, if an open-load event occurs, it can be detected as an ultralow V_{CS} and handled by the microcontroller. Note that the detection is not reported on the \overline{STx} or \overline{FAULT} pins. The microcontroller must set the SEL pin to detect the channel-on open-load fault proactively.

8.3.6.2.2 Channel Off

When a channel is off, if a load is connected, the output is pulled down to GND. But if an open load occurs, the output voltage is close to the supply voltage $(V_{VS} - V_{OUTx} < V_{(ol,off)})$, and the fault is reported out.

Product Folder Links: TPS2H000-Q1



There is always a leakage current $I_{(ol,off)}$ present on the output due to internal logic control path or external humidity, corrosion, and so forth. Thus, TI recommends an external pullup resistor to offset the leakage current when an open load is detected. The recommended pullup resistance is $20 \text{ k}\Omega$.




Figure 32. Open-Load Detection in Off-State

8.3.6.3 Short-to-Battery Detection

Short-to-battery has the same detection mechanism and behavior as open-load detection, in both the on-state and off-state. See Table 2 for more details.

In the on-state, reverse current flows through the FET instead of the body diode, leading to less power dissipation. Thus, the worst case occurs in the off-state.

- If $V_{OUTx} V_{VS} < V_{(F)}$ (body diode forward voltage), no reverse current occurs.
- If V_{OUTx} V_{VS} > V_(F), reverse current occurs. The current must be limited to less than I_{R(1)}. Setting an INx pin high can minimize the power stress on its channel. Also, for external reverse protection, see *Reverse-Current Protection* for more details.

8.3.6.4 Reverse Polarity Detection

Reverse polarity detection has the same detection mechanism and behavior as open-load detection both in the on-state and off-state. See Table 2 for more details.

In the on-state, the reverse current flows through the FET instead of the body diode, leading to less power dissipation. Thus, the worst case occurs in the off-state. The reverse current must be limited to less than $I_{R(2)}$. Set the related INx pin high to keep the power dissipation to a minimum. For external reverse-blocking circuitry, see *Reverse-Current Protection* for more details.

8.3.6.5 Thermal Fault Detection

To protect the device in severe power stressing cases, the device implements two types of thermal fault detection, absolute temperature protection (thermal shutdown) and dynamic temperature protection (thermal swing). Respective temperature sensors are integrated close to each power FET, so the thermal fault is reported by each channel. This arrangement can help the device keep the cross-channel effect to a minimum when some channels are in a thermal fault condition.

8.3.6.5.1 Thermal Shutdown

Thermal shutdown is active when the absolute temperature $T_J > T_{(SD)}$. When thermal shutdown occurs, the respective output turns off. The THER pin is used to configure the behavior after the thermal shutdown occurs.

• When the THER pin is low, thermal shutdown operates in the auto-retry mode. The output automatically recovers when $T_J < T_{(SD)} - T_{(hys)}$, but the current is limited to $I_{CL(TSD)}$ to avoid repetitive thermal shutdown. The

Product Folder Links: TPS2H000-Q1

Submit Documentation Feedback



thermal shutdown fault signal is cleared when $T_J < T_{(SD,rst)}$ or after toggling the related INx pin.

 When the THER pin is high, thermal shutdown operates in the latch mode. The output latches off when thermal shutdown occurs. When the THER pin goes from high to low, thermal shutdown changes to auto-retry mode. The thermal shutdown fault signal is cleared after toggling the related INx pin.

Thermal swing activates when the power FET temperature is increasing sharply, that is, when $\Delta T = T_{(FET)} - T_{(Logic)} > T_{(sw)}$, then the output turns off. The output automatically recovers and the fault signal clears when $\Delta T = T_{(FET)} - T_{(Logic)} < T_{(sw)} - T_{(hys)}$. Thermal swing function improves the device reliability when subjected to repetitive fast thermal variation. As shown in Figure 33, multiple thermal swings are triggered before thermal shutdown occurs.




Figure 33. Thermal Behavior Diagram

8.3.7 Full Protections

8.3.7.1 UVLO Protection

The device monitors the supply voltage V_{VS} , to prevent unpredicted behaviors when V_{VS} is too low. When V_{VS} falls down to $V_{VS(uvr)}$, the device shuts down. When V_{VS} rises up to $V_{VS(uvr)}$, the device turns on.

8.3.7.2 Loss-of-GND Protection

When loss of GND occurs, output is shut down regardless of whether the INx pin is high or low. The device can protect against two ground-loss conditions, loss of device GND and loss of module GND.

Product Folder Links: TPS2H000-Q1

Copyright © 2015–2019, Texas Instruments Incorporated



8.3.7.3 Protection for Loss of Power Supply

When loss of supply occurs, the output is shut down regardless of whether the INx pin is high or low. For a resistive or a capacitive load, loss of supply has no risk. But for a charged inductive load, the current is driven from all the I/O pins to maintain the inductance current. To protect the system in this condition, TI recommends the external free-wheeling diode as shown in *Figure 34*.




Figure 34. Protection for Loss of Power Supply


8.3.7.4 Reverse-Current Protection

Reverse current occurs in two conditions: short to battery and reverse polarity.

- When a short to the battery occurs, there is only reverse current through the body diode. I_{R(1)} specifies the limit of the reverse current.
- In a reverse-polarity condition, there are reverse currents through the body diode and the device GND pin.
 I_{R(2)} specifies the limit of the reverse current. The GND pin maximum current is specified in the Absolute Maximum Ratings.

To protect the device, TI recommends two types of external circuitry.

Adding a blocking diode. Both the IC and load are protected when in reverse polarity.



Copyright © 2016, Texas Instruments Incorporated

Figure 35. Reverse-Current External Protection, Method 1

Adding a GND network. The reverse current through the device GND is blocked. The reverse current through
the FET is limited by the load itself. TI recommends a resistor in parallel with the diode as a GND network.
The recommended selection are 1-kΩ resistor in parallel with an >100-mA diode. If multiple high-side
switches are used, the resistor and diode can be shared among devices. The reverse current protection diode
in the GND network forward voltage should be less than 0.6 V in any circumstances. In addition a minimum
resistance of 4.7 K is recommended on the I/O pins.

Submit Documentation Feedback






Figure 36. Reverse-Current External Protection, Method 2

8.3.7.5 MCU I/O Protection

In some severe conditions, such as the ISO7637-2 test or the loss of battery with inductive loads, a negative pulse occurs on the GND pin This pulse can cause damage on the connected microcontroller. TI recommends serial resistors to protect the microcontroller, for example, 4.7-k Ω when using a 3.3-V microcontroller and 10-k Ω for a 5-V microcontroller.




Figure 37. MCU I/O External Protection

8.4 Device Functional Modes

8.4.1 Working Modes

The device has three working modes, the normal mode, the standby mode, and the standby mode with diagnostics.

Note that IN must be low for $t > t_{(off,deg)}$ to enter the standby mode, where $t_{(off,deg)}$ is the standby mode deglitch time used to avoid false triggering. Figure 38 shows a working-mode diagram.

Product Folder Links: TPS2H000-Q1

Copyright © 2015–2019, Texas Instruments Incorporated



Device Functional Modes (continued)




Figure 38. Working Modes

Product Folder Links: TPS2H000-Q1



9 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

9.1 Application Information

The TPS2H000-Q1 device is capable of driving a wide variety of resistive, inductive, and capacitive loads, including LEDs, relays, and sub-modules. Full diagnostics and high-accuracy current-sense features enable intelligent control of the load. An external adjustable current limit improves the reliability of the whole system by clamping the inrush or overload current.

9.2 Typical Application

The following figure shows an example of the external circuitry connections based on the version-B device.




Figure 39. Typical Application Diagram

9.2.1 Design Requirements

- V_{VS} range from 9 V to 16 V
- Load range is from 0.1 A to 0.25 A for each channel
- Current sense for fault monitoring
- Expected current-limit value of 0.5 A
- Automatic recovery mode when thermal shutdown occurs
- Full diagnostics with 5-V MCU
- Reverse-voltage protection with a blocking diode in the power-supply line



Typical Application (continued)

9.2.2 Detailed Design Procedure

To keep the 0.25-A nominal current in the 0 to 4-V current-sense range, calculate the $R_{(CS)}$ resistor using Equation 9. To achieve better current-sense accuracy, a 1% tolerance or better resistor is preferred.

$$R_{(CS)} = \frac{V_{CS}}{I_{CS}} = \frac{V_{CS} \times K_{(CS)}}{I_{OUT}} = \frac{4 \times 80}{0.25} = 1280 \Omega$$
(9)


To set the adjustable current limit value at 0.5 A, calculate $R_{(CL)}$ using Equation 10.

$$R_{(CL)} = \frac{V_{CL(th)} \times K_{(CL)}}{I_{OUT}} = \frac{0.8 \times 300}{0.5} = 480 \ \Omega$$
(10)

TI recommends $R_{(ser)}$ = 10 $k\Omega$ for 5-V MCU, and $R_{(pu)}$ = 10 $k\Omega$ as the pullup resistor.

9.2.3 Application Curves

Figure 40 shows a test example of soft-start when driving a big capacitive load. Figure 41 shows an expanded waveform of the output current.




Submit Documentation Feedback



Typical Application (continued)

Figure 42 shows a test example of PWM-mode driving. Figure 43 shows the expanded waveform of the rising edge. Figure 44 shows the expanded waveform of the falling edge.



Product Folder Links: TPS2H000-Q1



10 Power Supply Recommendations

The device is qualified for both automotive and industrial applications. The normal power supply connection is a 12-V automotive system or 24-V industrial system. Detailed supply voltage should be within the range specified in the *Recommended Operating Conditions*.

Product Folder Links: TPS2H000-Q1

Submit Documentation Feedback

Copyright © 2015–2019, Texas Instruments Incorporated

30



11 Layout

11.1 Layout Guidelines

To prevent thermal shutdown, T_J must be less than 150°C. The HTSSOP package has good thermal impedance. However, the PCB layout is very important. Good PCB design can optimize heat transfer, which is absolutely essential for the long-term reliability of the device.

- Maximize the copper coverage on the PCB to increase the thermal conductivity of the board. The major heat
 flow path from the package to the ambient is through the copper on the PCB. Maximum copper is extremely
 important when there are not any heat sinks attached to the PCB on the other side of the package.
- Add as many thermal vias as possible directly under the package ground pad to optimize the thermal conductivity of the board.
- All thermal vias should either be plated shut or plugged and capped on both sides of the board to prevent solder voids. To ensure reliability and performance, the solder coverage should be at least 85%.

11.2 Layout Examples

11.2.1 Without a GND Network

Without a GND network, tie the thermal pad directly to the board GND copper for better thermal performance.




Figure 45. Layout Example Without a GND Network

Product Folder Links: TPS2H000-Q1

Copyright © 2015–2019, Texas Instruments Incorporated



Layout Examples (continued)

11.2.2 With a GND Network

With a GND network, tie the thermal pad as one trace to the board GND copper.




Figure 46. Layout Example With a GND Network



12 Device and Documentation Support

12.1 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

12.2 Community Resources

TI E2E™ support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

12.3 Trademarks

PowerPAD, E2E are trademarks of Texas Instruments. All other trademarks are the property of their respective owners.

12.4 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

12.5 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most-current data available for the designated devices. This data is subject to change without notice and without revision of this document. For browser-based versions of this data sheet, see the left-hand navigation pane.

Product Folder Links: TPS2H000-Q1

www.ti.com 23-May-2025

PACKAGING INFORMATION

Orderable part number	Status	Material type	Package Pins	Package qty Carrier	RoHS	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking (6)
	(1)	(2)			(0)	(4)	(5)		(0)
TPS2H000AQPWPRQ1	Active	Production	HTSSOP (PWP) 16	2000 LARGE T&R	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 125	2H000AQ
TPS2H000AQPWPRQ1.A	Active	Production	HTSSOP (PWP) 16	2000 LARGE T&R	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 125	2H000AQ
TPS2H000BQPWPRQ1	Active	Production	HTSSOP (PWP) 16	2000 LARGE T&R	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 125	2H000BQ
TPS2H000BQPWPRQ1.A	Active	Production	HTSSOP (PWP) 16	2000 LARGE T&R	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 125	2H000BQ

⁽¹⁾ Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents Tl's knowledge and belief as of the date that it is provided. Tl bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. Tl has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. Tl and Tl suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

⁽²⁾ Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

⁽⁴⁾ Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.



www.ti.com 29-Apr-2024

TAPE AND REEL INFORMATION



TAPE DIMENSIONS KO PI BO Cavity A0

A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device		Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS2H000AQPWPRQ1	HTSSOP	PWP	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
TPS2H000BQPWPRQ1	HTSSOP	PWP	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1



PACKAGE MATERIALS INFORMATION




www.ti.com 29-Apr-2024



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS2H000AQPWPRQ1	HTSSOP	PWP	16	2000	350.0	350.0	43.0
TPS2H000BQPWPRQ1	HTSSOP	PWP	16	2000	350.0	350.0	43.0

PLASTIC SMALL OUTLINE




Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.

4073225-3/J



PowerPAD[™] TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES:

PowerPAD is a trademark of Texas Instruments.


- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
 4. Reference JEDEC registration MO-153.



SMALL OUTLINE PACKAGE




NOTES: (continued)

- 5. Publication IPC-7351 may have alternate designs.
- 6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
- 7. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature numbers SLMA002 (www.ti.com/lit/slma002) and SLMA004 (www.ti.com/lit/slma004).
- 8. Size of metal pad may vary due to creepage requirement.
- Vias are optional depending on application, refer to device data sheet. It is recommended that vias under paste be filled, plugged or tented.



SMALL OUTLINE PACKAGE



NOTES: (continued)

- 10. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 11. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025. Texas Instruments Incorporated