

# STP5N80K5

## N-channel 800 V, 1.50 Ω typ., 4 A MDmesh™ K5 Power MOSFET in a TO-220 package

Datasheet - production data





Figure 1: Internal schematic diagram



This is information on a product in full production.

### **Features**

Order code	VDS	R <sub>DS(on)</sub> max.	ID
STP5N80K5	800 V	1.75 Ω	4 A

- Industry's lowest R<sub>DS(on)</sub> x area
- Industry's best FoM (figure of merit)
- Ultra-low gate charge
- 100% avalanche tested
- Zener-protected

### **Applications**

• Switching applications

### Description

This very high voltage N-channel Power MOSFET is designed using MDmesh<sup>™</sup> K5 technology based on an innovative proprietary vertical structure. The result is a dramatic reduction in on-resistance and ultra-low gate charge for applications requiring superior power density and high efficiency.

#### Table 1: Device summary

Order code	Marking	Package	Packing
STP5N80K5	5N80K5	TO-220	Tube

1/13

#### Contents

### Contents

1	Electric	al ratings	3
2	Electric	al characteristics	4
	2.1	Electrical characteristics (curves)	6
3	Test cir	cuits	8
4	Packag	e information	9
	4.1	TO-220 type A package information	10
5	Revisio	on history	



## 1 Electrical ratings

Table 2: Absolute maximum ratings

Symbol	Parameter	Value	Unit	
Vgs	Gate-source voltage	± 30	V	
I <sub>D</sub>	Drain current (continuous) at $T_c = 25 \ ^{\circ}C$	4	А	
ID	Drain current (continuous) at Tc = 100 °C	2.3	А	
ID <sup>(1)</sup>	Drain current (pulsed)	16	А	
P <sub>TOT</sub>	Total dissipation at $T_C = 25 \ ^{\circ}C$	60		
dv/dt <sup>(2)</sup>	Peak diode recovery voltage slope	4.5		
dv/dt <sup>(3)</sup>	MOSFET dv/dt ruggedness	50	V/ns	
Tj	Operating junction temperature range	55 to 150	°C	
T <sub>stg</sub>	Storage temperature range	- 55 to 150	C	

#### Notes:

<sup>(1)</sup>Pulse width limited by safe operating area

 $^{(2)}I_{SD} \leq 4$  A, di/dt = 100 A/µs; V\_Ds peak < V(BR)DSS, VDD = 640 V  $^{(3)}V_{DS} \leq 640$  V

#### Table 3: Thermal data

Symbol	Parameter	Value	Unit
R <sub>thj-case</sub>	Thermal resistance junction-case	2.08	°C/W
R <sub>thj-amb</sub>	Thermal resistance junction-ambient	62.5	°C/W

#### Table 4: Avalanche characteristics

Symbol	Parameter	Value	Unit
I <sub>AR</sub>	Avalanche current, repetitive or not repetitive (pulse width limited by $T_{jmax}$ )	1.2	Α
Eas	Single pulse avalanche energy (starting $T_j = 25 \text{ °C}$ , $I_D = I_{AR}$ , $V_{DD} = 50 \text{ V}$ )	165	mJ



## 2 Electrical characteristics

 $T_C = 25$  °C unless otherwise specified

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V <sub>(BR)DSS</sub>	Drain-source breakdown voltage	$V_{GS}$ = 0 V, $I_D$ = 1 mA	800			V
		$V_{GS} = 0 V, V_{DS} = 800 V$			1	μA
IDSS	Zero gate voltage drain current	$V_{GS} = 0 V, V_{DS} = 800 V$ T <sub>c</sub> = 125 °C <sup>(1)</sup>			50	μA
I <sub>GSS</sub>	Gate body leakage current	$V_{DS}$ = 0 V, $V_{GS}$ = ±20 V			±10	μA
VGS(th)	Gate threshold voltage	$V_{DD} = V_{GS}$ , $I_D = 100 \ \mu A$	3	4	5	V
R <sub>DS(on)</sub>	Static drain-source on-resistance	$V_{GS}$ = 10 V, $I_{D}$ = 2 A		1.50	1.75	Ω

#### Table 5: On/off-state

#### Notes:

<sup>(1)</sup>Defined by design, not subject to production test.

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
Ciss	Input capacitance		-	177	-	pF
Coss	Output capacitance	V <sub>DS</sub> = 100 V, f = 1 MHz, V <sub>GS</sub> = 0 V	-	15	-	pF
Crss	Reverse transfer capacitance	VG3 - <b>V</b> V	-	0.3	-	pF
Co(tr) <sup>(1)</sup>	Equivalent capacitance time related		-	33	-	pF
Co(er) <sup>(2)</sup>	Equivalent capacitance energy related	V <sub>GS</sub> = 0, V <sub>DS</sub> = 0 to 640 V		12		pF
Rg	Intrinsic gate resistance	f = 1 MHz , I <sub>D</sub> =0 A	-	16	-	Ω
Qg	Total gate charge	$V_{DD} = 640 \text{ V}, \text{ I}_{D} = 4 \text{ A}$	-	5	-	nC
Q <sub>gs</sub>	Gate-source charge	V <sub>GS</sub> = 10 V	-	1.7	-	nC
Q <sub>gd</sub>	Gate-drain charge	(see Figure 15: "Test circuit for gate charge behavior")	-	2.9	-	nC

#### Table 6: Dynamic

#### Notes:

 $^{(1)}C_{0(tr)}$  is a constant capacitance value that gives the same charging time as  $C_{\text{oss}}$  while  $V_{\text{DS}}$  is rising from 0 to 80%  $V_{\text{DSS}}$ .

 $^{(2)}C_{0(er)}$  is a constant capacitance value that gives the same stored energy as  $C_{0SS}$  while  $V_{DS}$  is rising from 0 to 80%  $V_{DSS}$ .



#### Electrical characteristics

Table 7: Switching times							
Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit	
t <sub>d(on)</sub>	Turn-on delay time	$V_{DD}$ = 400 V, $I_D$ = 2 A, $R_G$ = 4.7 $\Omega$	-	12.7	-	ns	
tr	Rise time	$V_{GS} = 10 V$	-	11.7	-	ns	
t <sub>d(off)</sub>	Turn-off delay time	(see Figure 14: "Test circuit for resistive load switching times" and	-	23	-	ns	
t <sub>f</sub>	Fall time	Figure 19: "Switching time waveform")	-	14.8	-	ns	

#### Table 8: Source-drain diode

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
Isd	Source-drain current		-		4	А
I <sub>SDM</sub> <sup>(1)</sup>	Source-drain current (pulsed)		-		16	А
V <sub>SD</sub> <sup>(2)</sup>	Forward on voltage	$I_{SD} = 4 \text{ A}, V_{GS} = 0 \text{ V}$	-		1.5	V
trr	Reverse recovery time	$I_{SD} = 4 \text{ A}, \text{ di/dt} = 100$	-	265		ns
Qrr	Reverse recovery charge	A/μs,V <sub>DD</sub> = 60 V (see Figure 16: "Test circuit for inductive load switching and diode recovery times")	-	1.59		μC
I <sub>RRM</sub>	Reverse recovery current		-	12		А
trr	Reverse recovery time	I <sub>SD</sub> = 4 A, di/dt = 100 A/µs	-	386		ns
Qrr	Reverse recovery charge	$V_{DD} = 60 \text{ V}, \text{ T}_{\text{j}} = 150 ^{\circ}\text{C}$ (see <i>Figure 16: "Test circuit</i>	-	2.18		μC
Irrm	Reverse recovery current	for inductive load switching and diode recovery times")	-	11.3		A

#### Notes:

<sup>(1)</sup>Pulse width limited by safe operating area


 $^{(2)}\text{Pulsed:}$  pulse duration = 300  $\mu\text{s},$  duty cycle 1.5%


#### Table 9: Gate-source Zener diode


Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V <sub>(BR)</sub> GSO	Gate-source breakdown voltage	I <sub>GS</sub> = ± 1mA, I <sub>D</sub> = 0 A	±30	-	-	V

The built-in back-to-back Zener diodes are specifically designed to enhance the ESD performance of the device. The Zener voltage facilitates efficient and cost-effective device integrity protection, thus eliminating the need for additional external componentry.












DocID028511 Rev 2



#### **Electrical characteristics**










57

### 3 Test circuits







DocID028511 Rev 2





### 4 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK<sup>®</sup> packages, depending on their level of environmental compliance. ECOPACK<sup>®</sup> specifications, grade definitions and product status are available at: *www.st.com*. ECOPACK<sup>®</sup> is an ST trademark.











#### STP5N80K5

#### Package information

19			Package information
	Table 10: TO-220 ty	pe A mechanical data	
Dim		mm	
Dim.	Min.	Тур.	Max.
А	4.40		4.60
b	0.61		0.88
b1	1.14		1.55
С	0.48		0.70
D	15.25		15.75
D1		1.27	
E	10.00		10.40
е	2.40		2.70
e1	4.95		5.15
F	1.23		1.32
H1	6.20		6.60
J1	2.40		2.72
L	13.00		14.00
L1	3.50		3.93
L20		16.40	
L30		28.90	
øP	3.75		3.85
Q	2.65		2.95



## 5 Revision history

Date	Revision	Changes
19-Nov-2015	1	First release.
02-May-2016	2	Modified: Table 2: "Absolute maximum ratings", Table 3: "Thermal data", Table 5: "On/off-state", Table 6: "Dynamic", Table 7: "Switching times" and Table 8: "Source-drain diode". Updated: Figure 15: "Test circuit for gate charge behavior". Updated: Section 5.1: "TO-220 type A package information". Added: Section 3.1: "Electrical characteristics (curves)". Minor text changes.



#### STP5N80K5

#### **IMPORTANT NOTICE – PLEASE READ CAREFULLY**

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2016 STMicroelectronics - All rights reserved

