

September 2001 Revised February 2002

74ALVCH162244

Low Voltage 16-Bit Buffer/Line Driver with Bushold and 26 Ω Series Resistor in Outputs

General Description

The ALVCH162244 contains sixteen non-inverting buffers with 3-STATE outputs to be employed as a memory and address driver, clock driver, or bus oriented transmitter/ receiver. The device is nibble (4-bit) controlled. Each nibble has separate 3-STATE control inputs which can be shorted together for full 16-bit operation.

The ALVCH162244 data inputs include active bushold circuitry, eliminating the need for external pull-up resistors to hold unused or floating data inputs at a valid logic level

The 74ALVCH162244 is also designed with 26Ω series resistors in the outputs. This design reduces line noise in applications such as memory address drivers, clock drivers, and bus transceivers/transmitters.

The 74ALVCH162244 is designed for low voltage (1.65V to 3.6V) $\rm V_{CC}$ applications with output capability up to 3.6V.

The 74ALVCH162244 is fabricated with an advanced CMOS technology to achieve high speed operation while maintaining low CMOS power dissipation.

Features

- \blacksquare 1.65V to 3.6V $\rm V_{CC}$ supply operation
- 3.6V tolerant control inputs and outputs
- Bushold on data inputs eliminates the need for external pull-up/pull-down resistors
- \blacksquare 26 Ω series resistors in outputs
- t_{PC}
 - 4.2 ns max for 3.0V to 3.6V V_{CC}
 - 4.9 ns max for 2.3V to 2.7V V_{CC}
 - 7.6 ns max for 1.65V to 1.95V V_{CC}
- Uses patented noise/EMI reduction circuitry
- Latch-up conforms to JEDEC JED78
- ESD performance:


Human body model > 2000V Machine model > 200V

Ordering Code:

Order Number	Package Number	Package Description
74ALVCH162244T	MTD48	48-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide

Devices also available in Tape and Reel. Specify by appending suffix letter "X" to the ordering code.

Logic Symbol



Pin Descriptions

Pin Names	Description
OE _n	Output Enable Input (Active LOW)
I ₀ -I ₁₅	Bushold Inputs
O ₀ -O ₁₅	Outputs

© 2002 Fairchild Semiconductor Corporation

DS500632

Connection Diagram



Truth Tables

Inp	uts	Outputs		
OE ₁	I ₀ –I ₃	O ₀ -O ₃		
L	L	L		
L	Н	Н		
Н	Χ	Z		

Inputs		Outputs
OE ₂	I ₄ –I ₇	O ₄ -O ₇
L	L	L
L	Н	Н
Н	Χ	Z


Inputs		Outputs
OE ₃	I ₈ -I ₁₁	O ₈ -O ₁₁
L	L	L
L	Н	Н
Н	Χ	Z

Inputs		Outputs
OE ₄	I ₁₂ -I ₁₅	O ₁₂ -O ₁₅
L	L	L
L	Н	Н
Н	X	Z

Functional Description

The 74ALVCH162244 contains sixteen non-inverting buffers with 3-STATE outputs. The device is nibble (4 bits) controlled with each nibble functioning identically, but independent of each other. The control pins may be shorted together to obtain full 16-bit operation. The 3-STATE outputs are controlled by an Output Enable (\overline{OE}_n) input. When \overline{OE}_n is LOW, the outputs are in the 2-state mode. When $\overline{\text{OE}}_n$ is HIGH, the standard outputs are in the high impedance mode but this does not interfere with entering new data into the inputs.

Logic Diagram



H = HIGH Voltage Level
L = LOW Voltage Level
X = Immaterial (HIGH or LOW, inputs may not float)

Z = High Impedance

1.65V to 3.6V

-40°C to +85°C

0V to V_{CC}

0V to V_{CC}

Absolute Maximum Ratings(Note 1)

-0.5V to +4.6V Supply Voltage (V_{CC}) DC Input Voltage (V_I) -0.5V to 4.6V

Output Voltage (V_O) (Note 2) -0.5V to V_{CC} +0.5V

DC Input Diode Current (I_{IK})

 $V_I < 0V$ -50 mA

DC Output Diode Current (IOK)

 $V_{O} < 0V$ -50 mA DC Output Source/Sink Current

±50 mA (I_{OH}/I_{OL})

DC V_{CC} or GND Current per

Supply Pin (I_{CC} or GND) ±100 mA Storage Temperature Range (T_{STG})

the safety of the device cannot be guaranteed. The device should not be

-65°C to +150°C

operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the Absolute Maximum Ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Note 1: The Absolute Maximum Ratings are those values beyond which

Note 2: I_O Absolute Maximum Rating must be observed.

Recommended Operating

Free Air Operating Temperature (T_A)

Minimum Input Edge Rate ($\Delta t/\Delta V$)

 $V_{\mbox{\footnotesize{IN}}} = 0.8 \mbox{\footnotesize{V}}$ to 2.0 V, $V_{\mbox{\footnotesize{CC}}} = 3.0 \mbox{\footnotesize{V}}$

Conditions (Note 3)

Power Supply

Operating

Input Voltage

Output Voltage (V_O)

Note 3: Floating or unused control inputs must be held HIGH or LOW.

DC Electrical Characteristics

Symbol	Parameter	Conditions	V _{CC}	Min	Max	Units
1/	LHOUL social to most Malka as		(V) 1.65 - 1.95	0.05\/		
V_{IH}	HIGH Level Input Voltage			0.65 x V _{CC}		V
			2.3 - 2.7	1.7		V
1/	LOW Love Llevent Valte ve		2.7 - 3.6	2.0	0.05)/	
V_{IL}	LOW Level Input Voltage		1.65 - 1.95		0.35 x V _{CC}	
			2.3 - 2.7		0.7	V
.,	1110111	100.4	2.7 - 3.6		0.8	
V_{OH}	HIGH Level Output Voltage	$I_{OH} = -100 \mu\text{A}$	1.65 - 3.6	V _{CC} - 0.2		
		$I_{OH} = -2 \text{ mA}$	1.65	1.2		
		$I_{OH} = -4 \text{ mA}$	2.3	1.9		
		$I_{OH} = -6 \text{ mA}$	2.3	1.7		V
			3	2.4		
		$I_{OH} = -8 \text{ mA}$	2.7	2		
		$I_{OH} = -12 \text{ mA}$	3.0	2		
V _{OL}	LOW Level Output Voltage	$I_{OL} = 100 \mu A$	1.65 - 3.6		0.2	
		I _{OL} = 2 mA	1.65		0.45	
		I _{OL} = 4 mA	2.3		0.4	
		I _{OL} = 6 mA	2.3		0.55	V
			3		0.55	
		I _{OL} = 8 mA	2.7		0.6	
		I _{OL} = 12 mA	3		0.8	
I _I	Input Leakage Current	0 ≤ V _I ≤ 3.6V	3.6		±5.0	μΑ
I _{I(HOLD)}	Bushold Input Minimum	V _{IN} = 0.58V	1.65	25		
, - ,	Drive Hold Current	V _{IN} = 1.07V	1.65	-25		
		$V_{IN} = 0.7V$	2.3	45		
		V _{IN} = 1.7V	2.3	-45		μΑ
		V _{IN} = 0.8V	3.0	75		
		V _{IN} = 2.0V	3.0	-75		
		0 < V _O ≤ 3.6V	3.6		±500	
I _{OZ}	3-STATE Output Leakage	0 ≤ V _O ≤ 3.6V	3.6		±10	μА
I _{CC}	Quiescent Supply Current	$V_1 = V_{CC}$ or GND, $I_C = 0$	3.6		40	<u>.</u> μΑ
Δl _{CC}	Increase in I _{CC} per Input	V _{IH} = V _{CC} - 0.6V	3 - 3.6		750	<u>.</u> μΑ

AC Electrical Characteristics

	Parameter	$T_A = -40^{\circ}\text{C to } +85^{\circ}\text{C}, R_L = 500\Omega$								
Symbol		C _L = 50 pF			C _L = 30 pF				Units	
Cymbol		V _{CC} = 3.3	3V ± 0.3V	v _{cc} =	= 2.7V	V _{CC} = 2.5	5V ± 0.2V	V _{CC} = 1.8	V ± 0.15V	Onits
		Min	Max	Min	Max	Min	Max	Min	Max	
t _{PHL} , t _{PLH}	Propagation Delay	1.0	4.2		4.7	1.0	4.9	1.5	7.6	ns
t _{PZL} , t _{PZH}	Output Enable Time	1.0	5.6		6.7	1.0	6.8	1.5	9.8	ns
t _{PLZ} , t _{PHZ}	Output Disable Time	1.0	5.5		5.7	1.0	6.3	1.5	7.2	ns

Capacitance

Cumah al	Parameter		Conditions	T _A =	$T_A = +25^{\circ}C$		
Symbol			Conditions	v _{cc}	Typical	Units	
C _{IN}		Control	V _I = 0V or V _{CC}	3.3	3	pF	
		Data	V _I = 0V or V _{CC}	3.3	6		
C _{OUT}	Output Capacitance	•	V _I = 0V or V _{CC}	3.3	7	pF	
C _{PD}	Power Dissipation Capacitance	Outputs Enabled	f = 10 MHz, C _L = 50 pF	3.3	19		
				2.5	16		
		Outputs Disabled	f = 10 MHz, C _L = 50 pF	3.3	5	pF	
				2.5	4		

AC Loading and Waveforms




TABLE 1. Values for Figure 1

TEST	SWITCH
t _{PLH} , t _{PHL}	Open
t_{PZL} , t_{PLZ}	V_L
t _{PZH} , t _{PHZ}	GND

FIGURE 1. AC Test Circuit

TABLE 2. Variable Matrix (Input Characteristics: f= 1MHz; $t_r=t_f=$ 2ns; $Z_0=50\Omega)$

Symbol	V _{cc}						
Symbol	$3.3V \pm 0.3V$	2.7V	2.5V ± 0.2V	1.8V ± 0.15V			
V _{mi}	1.5V	1.5V	V _{CC} /2	V _{CC} /2			
V _{mo}	1.5V	1.5V	V _{CC} /2	V _{CC} /2			
V _X	V _{OL} + 0.3V	V _{OL} + 0.3V	V _{OL} + 0.15V	V _{OL} + 0.15V			
V _Y	V _{OH} – 0.3V	V _{OH} – 0.3V	V _{OH} – 0.15V	V _{OH} – 0.15V			
V _L	6V	6V	V _{CC} *2	V _{CC} *2			




FIGURE 2. Waveform for Inverting and Non-Inverting Functions




FIGURE 3. 3-STATE Output High Enable and Disable Times for Low Voltage Logic





FIGURE 4. 3-STATE Output Low Enable and Disable Times for Low Voltage Logic



Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- 2. A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.