

Digitally Programmable TinyBuck® Regulator, 3.0 A, 2.4 MHz

FAN53526

Descriptions

The FAN53526 is a step-down switching voltage regulator that delivers a digitally programmable output from an input voltage supply of 2.5 V to 5.5 V. The output voltage is programmed through an I²C interface capable of operating up to 3.4 MHz.

Using a proprietary architecture with synchronous rectification, the FAN53526 is capable of delivering 3.0 A continuous at over 80% efficiency, maintaining that efficiency at load currents as low as 10 mA. The regulator operates at a nominal fixed frequency of 2.4 MHz, which reduces the value of the external components. Additional output capacitance can be added to improve regulation during load transients without affecting stability.

At moderate and light loads, Pulse Frequency Modulation (PFM) is used to operate in Power-Save Mode with a typical quiescent current of 50 μ A at room temperature. Even with such a low quiescent current, the part exhibits excellent transient response during large load swings. At higher loads, the system automatically switches to fixed-frequency control, operating at 2.4 MHz. In Shutdown Mode, the supply current drops below 1 μ A, reducing power consumption. PFM Mode can be disabled if fixed frequency is desired. The FAN53526 is available in a 15-bump, 1.310 mm x 2.015 mm, 0.4 mm ball pitch WLCSP.

Features


- Fixed-Frequency Operation: 2.4 MHz
- · Best-in-Class Load Transient
- Continuous Output Current Capability: 3.0 A
- 2.5 V to 5.5 V Input Voltage Range
- Digitally Programmable Output Voltage:
 - ♦ 0.600 V to 1.39375 V in 6.25 mV Steps
- Programmable Slew Rate for Voltage Transitions
- I²C-Compatible Interface Up to 3.4 Mbps
- PFM Mode for High Efficiency in Light-Load
- Quiescent Current in PFM Mode: 50 μA (Typical)
- Input Under-Voltage Lockout (UVLO)
- Thermal Shutdown and Overload Protection
- 15-Bump Wafer-Level Chip Scale Package (WLCSP)

Applications

- Application, Graphic, and DSP Processors
 - ◆ ARM[™], Tegra[™], OMAP[™], NovaThor, ARMADA[™], Krait[™], etc.
- Hard Disk Drives, LPDDR3, LPDDR4
- Tablets, Netbooks, Ultra-Mobile PCs
- Smart Phones
- Gaming Devices



MARKING DIAGRAM



 1, 2 = Two Alphanumeric Characters for Device Mark

KK = Two Alphanumeric Characters for Lot Rune Code Mark


= Pin 1 Indicator

X = Alphabetical Year Code

= 2-weeks Date Code

Z = Assembly Plant Code

PIN CONFIGURATION



ORDERING INFORMATION

See detailed ordering and shipping information on page 2 of this data sheet

NOTE: Some of the devices on this data sheet have been **DISCONTINUED**. Please refer to the table on page 2.




Figure 1. Typical Application

Table 1. ORDERING INFORMATION

	Powe Defau	er-Up ult (V)	DVS Range	I ² C Slave	Temperature		Packing	Device
Part Number	Part Number VSEL0 VSEL1		/ Step Size	Address	Range	Package	Method [†]	Marking
FAN53526UC89X	1.15625	1.15625	0.600 V to 1.39375 V /				Tape & Reel	CL
FAN53526UC100X	1.225	1.225		C0				F9
FAN53526UC128X	1.20	1.20			40.1- 05.00	WLCSP		F3
FAN53526UC00X	0.60	0.60	6.25 mV		−40 to 85 °C			GA
FAN53526UC64X	1.00	1.00						GG
FAN53526UC288X	1.15	1.15		C2				LN

DISCONTINUED (Note 1)

FAN53526UC84X	1.125	1.125						F7
FAN53526UC106X	1.2625	1.2625	0.600 V to	C0				C7
FAN53526UC88X	1.15	1.15	1.39375 V /		–40 to 85 °C	WLCSP	Tape & Reel	LM
FAN53526UC168X	1.125	1.125	6.25 mV	CO				FR
FAN53526UC224X	0.75	0.75		C2				LL

[†] For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, <u>BRD8011/D</u>.

RECOMMENDED EXTERNAL COMPONENTS

Table 2. RECOMMENDED EXTERNAL COMPONENTS FOR 3.0 A MAXIMUM LOAD CURRENT

Component	Description	Vendor	Parameter	Тур.	Unit
L1	330 nH, 2016 Case Size	Con Tobl	- O		
L1 Alternative (Note 1)	470 nH 2016 Case Size	See Tabl	ез		
C _{OUT1,} C _{OUT2}	47 μF, 6.3 V, X5R, 0603	GRM188R60J476ME15 (Murata)	С	47	
C _{OUT1,} C _{OUT2} Alternative (Note 1)	22 μF, 10 V, X5R, 0603	CL10A226MP8NUNB (SAMSUNG)	С	22	μF
C _{IN}	1 Piece; 4.7 μF, 10 V, X5R, 0603	C1608X5R1A475K (TDK)	С	4.7	
C _{BY}	1 Piece; 100 nF, 6.3V, X5R, 0201	GRM033R60J104KE19D (Murata)	С	100	nF

^{2.} C_{OUT} Alternative and L1 Alternative can be used if not following reference design. C_{BY} is recommended to reduce any high frequency component on VIN bus. C_{BY} is optional and used to filter any high frequency component on VIN bus.


^{1.} **DISCONTINUED:** These devices are not recommended for new design. Please contact your **onsemi** representative for information. The most current information on these devices may be available on www.onsemi.com.

Table 3. RECOMMENDED INDUCTORS


Manufacturer	Part #	L (nH)	DCR (mΩ Typ.)	I _{SAT} (Note 2)	L	W	н
Toko	DFE201612E-R33N	330	15	7.0	2.0	1.6	1.2
Toko	DFE201612E-R47N	470	21	6.1	2.0	1.6	1.2
Cyntek	PIFE20161B-R47MS-39	470	30	3.1	2.0	1.6	1.2
SEMCO	CIGT201610UMR47MNE	470	30	4.0	2.0	1.6	0.9
SEMCO	CIGT201610UMR47MNE	470	33	3.0	2.0	1.2	0.9

^{3.} $I_{\mbox{\footnotesize SAT}}$ where the dc current drops the inductance by 30%.

PIN CONFIGURATION







Bottom View

Figure 2. Pin Configuration

Table 4. PIN DEFINITIONS

Pin#	Name	Description
D1	VSEL	Voltage Select. When this pin is LOW, V_{OUT} is set by the VSEL0 register. When this pin is HIGH, V_{OUT} is set by the VSEL1 register. Polarity of pin in conjunction with the MODE bits in the Control register 02h, will select Forced PWM or Auto PFM/PWM mode of operation. VSEL0=Auto PFM, and VSEL1=FPWM. The VSEL pin has an internal pull-down resistor (250 k Ω), which is only activated with a logic low.
D2	EN	Enable. The device is in Shutdown Mode when this pin is LOW. Device keeps register content when EN pin is LOW. The EN Pin has an internal pull-down resistor (250 k Ω), which is only activated with a logic low.
E2	SCL	I ² C Serial Clock. If pin is unused, tie to AGND.
D3	SDA	I ² C Serial Data. If pin is unused, tie to AGND.
E3	VOUT	VOUT. Sense pin for V _{OUT} . Connect to C _{OUT} .
A3, B3, C2	PGND	Power Ground. The low-side MOSFET is referenced to this pin. C_{IN} and C_{OUT} should be returned with a minimal path to these pins.
C3, E1	AGND	Analog Ground. All signals are referenced to this pin. Avoid routing high dV/dt AC currents through this pin.
A1, B1, C1	VIN	Power Input Voltage. Connect to the input power source. Connect to C _{IN} with minimal path.
A2, B2	SW	Switching Node. Connect to the inductor.

ABSOLUTE MAXIMUM RATINGS

Stresses exceeding the absolute maximum ratings may damage the device. The device may not function or be operable above the recommended operating conditions and stressing the parts to these levels is not recommended. In addition, extended exposure to stresses above the recommended operating conditions may affect device reliability. The absolute maximum ratings are stress ratings only.

Table 5. ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Parameter	Min	Max	Unit
V _{IN}	Voltage on SW, VIN Pins	IC Not Switching	-0.3	7.0	V
		IC Switching	-0.3	6.5	
	Voltage on EN Pin		-0.3	VIN (Note 4)	
	Voltage on All Other Pins	IC Not Switching	-0.3	VIN (Note 4)	
V _{OUT}	Voltage on VOUT Pin		-0.3	6.5	V
V _{INOV_SLEW}	Maximum Slew Rate of V _{IN} > 6.5 V, PWM Switch	hing		100	V/ms
ESD	Human Body Model, ANSI/ESDA/JEDEC JS-00	1-2012	20	000	V
	Charged Device Model per JESD22-C101		10	000	
TJ	Junction Temperature		-40	+150	°C
T _{STG}	Storage Temperature		-65	+150	°C
TL	Lead Soldering Temperature, 10 Seconds			+260	°C

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

RECOMMENDED OPERATING CONDITIONS

The Recommended Operating Conditions table defines the conditions for actual device operation. Recommended operating conditions are specified to ensure optimal performance to the data sheet specifications. **onsemi** does not recommend exceeding them or designing to Absolute Maximum Ratings.

Table 6. RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter	Min	Тур	Max	Unit
V _{IN}	Supply Voltage Range	2.5		5.5	V
l _{OUT}	Output Current	0		3.0	Α
T _A	Operating Ambient Temperature	-40		+85	°C
T_J	Operating Junction Temperature	-40		+125	°C

Functional operation above the stresses listed in the Recommended Operating Ranges is not implied. Extended exposure to stresses beyond the Recommended Operating Ranges limits may affect device reliability.

Table 7. THERMAL PROPERTIES

Symbol	Parameter	Min	Тур	Max	Unit
$\theta_{\sf JA}$	Junction-to-Ambient Thermal Resistance (Note 4)		42		°C/W

^{5.} Junction-to-ambient thermal resistance is a function of application and board layout. This data is simulated with four-layer 2s2p boards with vias in accordance to JESD51-JEDEC standard. Special attention must be paid not to exceed the junction temperature

^{4.} Lesser of 7V or V_{IN} + 0.3 $V_{.}$

ELECTRICAL CHARACTERISTICS

Table 8. ELECTRICAL CHARACTERISTICS

Minimum and maximum values are at V_{IN} = 3.6 V, T_A = -40 °C to +85 °C, unless otherwise noted. Typical values are at T_A = 25 °C, V_{IN} = 3.6 V, and EN = HIGH. VOUT = 1.15625 V.

Symbol	Parameter	Condition	Min	Тур	Max	Unit
Power Supplie	s					
		I _{LOAD} =0		50		μΑ
lQ	Quiescent Current	I _{LOAD} =0, MODE Bit=1 (Forced PWM)		15		mA
	H/W Shutdown Supply Current	EN=GND		0.1	3.0	μΑ
I _{SD}	S/W Shutdown Supply Current	EN = V_{IN} , BUCK_Enx = 0, 2.5 V $\leq V_{IN} \leq 5.5$ V		2	12	μΑ
V _{UVLO}	Under-Voltage Lockout Threshold	V _{IN} Rising		2.32	2.45	V
V _{UVHYST}	Under-Voltage Lockout Hysteresis			350		mV
EN, VSEL, SDA	A, SCL					
V _{IH}	high-Level Input Voltage	$2.5 \text{ V} \le \text{V}_{1N} \le 5.5 \text{ V}$	1.1			V
V _{IL}	low-Level Input Voltage	2.5 V ≤ V _{IN} ≤ 5.5 V			0.4	V
I _{IN}	Input Bias Current	Input Tied to GND or VIN		0.01	1.00	μΑ
V _{OUT} Regulation	on					
V_{REG}		$2.5 \text{ V} \le \text{V}_{\text{IN}} \le 5.5 \text{ V}, \text{V}_{\text{OUT}} \text{ from}$ Minimum to Maximum, $\text{I}_{\text{OUT}(\text{DC})} = 0$ to $3.0 \text{ A}, \text{ Auto PFM/PWM}$	-2.5		2.5	
	V _{OUT} DC Accuracy	$2.5 \text{ V} \le \text{V}_{\text{IN}} \le 5.5 \text{ V}, \text{V}_{\text{OUT}} \text{ from}$ Minimum to Maximum, $\text{I}_{\text{OUT}(\text{DC})} = 0$ to 3.0 A, Forced PWM	-1.5		1.5	%
		V _{IN} = 3.8 V, V _{OUT} = 0.6 V,	-2.3		-0.5	
		I _{OUT(DC)} = 500 mA, Auto PFM/PWM	-14		-3	mV
$rac{arDelta V_{OUT}}{arDelta I_{LOAD}}$	Load Regulation	I _{OUT(DC)} = 1 to 3 A		-0.01		%/A
$\frac{\varDelta V_{OUT}}{\varDelta V_{IN}}$	Line Regulation	2.5 V ≤ V _{IN} ≤ 5.5 V, I _{OUT(DC)} = 1.5 A		0.01		%/A
		I _{LOAD} Step 0.01 A - 1.5 A, t _r = t _f = 200 ns, V _{OUT} = 1.15625 V		±50		
V_{TRSP}	Transient Response	$I_{LOAD} \ Step \ 0 \ A - 500 \ mA, \\ t_r = t_f = 100 \ ns, \ V_{IN} = 3.8 \ V, \\ V_{OUT} = 0.6 \ V$		±16		mV
Power Switch /	Protection					
I _{LIMPK}	P-MOS Peak Current Limit		4.00	4.75	5.50	Α
T _{LIMIT}	Thermal Shutdown			150		°C
T _{HYST}	Thermal Shutdown Hysteresis			17		°C
	James H. O.V.D. Olivership	Rising Threshold		6.15		
V_{SDWN}	Input OVP Shutdown	Falling Threshold	5.50	5.73		٧
Frequency Cor	ntrol					
f _{SW}	Oscillator Frequency		2.05	2.40	2.75	MHz
DAC	•			-	-	-
	Resolution			7		Bits
	Differential Nonlinearity (Note 6)				0.5	LSB

Table 8. ELECTRICAL CHARACTERISTICS

Minimum and maximum values are at V_{IN} = 3.6 V, T_A = -40 °C to +85 °C, unless otherwise noted. Typical values are at T_A = 25 °C, V_{IN} = 3.6 V, and EN = HIGH. VOUT = 1.15625 V.

Symbol	Parameter	Condition	Min	Тур	Max	Unit
Soft-Start						
t _{SS}	Regulator Enable to Regulated Vout	R_{LOAD} > 5 Ω, V_{OUT} = 1.15625 V, From EN Rising Edge to 95% V_{OUT}		150		μs

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

6. Monotonicity assured by design.

Table 9. I²C TIMING SPECIFICATIONS

Minimum and maximum values are at V_{IN} = 3.6 V, T_A = -40 °C to +85 °C, unless otherwise noted. Typical values are at T_A = 25 °C, V_{IN} = 3.6 V, and EN = HIGH. VOUT = 1.15625 V.

Symbol	Parameter	Condition	Min.	Тур.	Max.	Unit	
Power Supplie	s						
		Standard Mode			100		
		Fast Mode			400		
f_{SCL}	SCL Clock Frequency	Fast Mode Plus			1000	kHz	
		High-Speed Mode, C _B ≤[] 00 pF			3400		
		High-Speed Mode, C _B ≤ 400 pF			1700		
		Standard Mode		4.7			
t _{BUF}	Bus-Free Time between STOP and START Conditions	Fast Mode		1.3		μs	
	STAITT CONGINOIS	Fast Mode Plus		0.5			
		Standard Mode		4		μs	
	START or REPEATED START	Fast Mode		600			
^t HD;STA	Hold Time	Fast Mode Plus		260		ns	
		High-Speed Mode		160		1	
		Standard Mode		4.7		μs - ns	
	SCL LOW Period	Fast Mode		1.3			
t_{LOW}		Fast Mode Plus		0.5			
		High-Speed Mode, C _B ≤ 100 pF		160			
		High-Speed Mode, C _B ≤ 400 pF		320			
		Standard Mode		4		μS	
		Fast Mode		600			
t _{HIGH}	SCL HIGH Period	Fast Mode Plus		260			
		High-Speed Mode, C _B ≤ 100 pF		60		ns	
		High-Speed Mode, C _B ≤ 400 pF		120			
		Standard Mode		4.7		μs	
		Fast Mode		600			
t _{SU;STA}	Repeated START Setup Time	Fast Mode Plus		260		ns	
		High-Speed Mode		160			
		Standard Mode		250			
	B	Fast Mode		100			
t _{SU;DAT}	Data Setup Time	Fast Mode Plus		50		ns	
		High-Speed Mode		10			

Table 9. I²C TIMING SPECIFICATIONS Minimum and maximum values are at V_{IN} = 3.6 V, T_A = -40 °C to +85 °C, unless otherwise noted. Typical values are at T_A = 25 °C, V_{IN} = 3.6 V, and EN = HIGH. VOUT = 1.15625 V.

Symbol	Parameter	Condition	Min.	Тур.	Max.	Unit
ower Supplie	s					
		Standard Mode	0		3.45	μs
		Fast Mode	0		900	
t _{HD;DAT}	Data Hold Time	Fast Mode Plus	0		450	
		High-Speed Mode, C _B ≤ 100 pF	0		70	ns
		High-Speed Mode, C _B ≤ 400 pF	0		150	1
		Standard Mode	20+0).1C _B	1000	
		Fast Mode	20+0).1C _B	300	1
t _{RCL}	SCL Rise Time	Fast Mode Plus	20+0).1C _B	120	ns
		High-Speed Mode, C _B ≤ 100 pF		10	80	1
		High-Speed Mode, C _B ≤ 400 pF		20	160	1
		Standard Mode	20+0).1C _B	300	
	SCL Fall Time	Fast Mode	20+0).1C _B	300	ns -
t _{FCL}		Fast Mode Plus	20+0).1C _B	120	
		High-Speed Mode, C _B ≤ 100 pF		10	40	
		High-Speed Mode, C _B ≤ 400 pF		20	80	
	Rise Time of SCL After a RE- PEATED START Condition and Af- ter ACK Bit	High-Speed Mode, C _B ≤ 100 pF		10	80	
t _{RCL1}		High-Speed Mode, C _B ≤ 400 pF		20	160	ns
		Standard Mode	20+0.1C _B		1000	ns
		Fast Mode	20+0	20+0.1C _B		
t _{RDA}	SDA Rise Time	Fast Mode Plus	20+0	20+0.1C _B		
		High-Speed Mode, C _B ≤ 100 pF		10	80	
		High-Speed Mode, C _B ≤ 400 pF		20	160	1
		Standard Mode	20+0).1C _B	300	
		Fast Mode	20+0).1C _B	300	-
t _{FDA}	SDA Fall Time	Fast Mode Plus	20+0).1C _B	120	ns
		High-Speed Mode, C _B ≤ 100 pF		10	80	
		High-Speed Mode, C _B ≤ 400 pF		20	160	1
		Standard Mode		4		μs
		Fast Mode		600		
t _{SU;STO}	Stop Condition Setup Time	Fast Mode Plus		120		ns
		High-Speed Mode		160		1
C _B	Capacitive Load for SDA and SCL				400	pF

TIMING DIAGRAMS





Figure 3. I²C Interface Timing for Fast Plus, Fast, and Slow Modes



Note A: First rising edge of SCLH after Repeated Start and after each ACK bit.

Figure 4. I²C Interface Timing for High-Speed Mode

TYPICAL CHARACTERISTICS

(Unless otherwise specified, Auto PFM/PWM Mode, V_{IN} = 3.6 V, V_{OUT} = 1.15625V, VSEL = EN = V_{IN} , T_A = 25 °C; circuit and components according to Figure 1 and Table 2. Efficiency test conditions; I_{LOAD} : 1 mA to 3 A, L = 330 nH, DFE201612E-R33N (Toko). C_{IN} = 4.7 μ F, 0603, C1608X5R1A475K (TDK), C_{OUT} x 2 = 2X47 μ F, 0603, GRM188R60J476ME (Murata).)




Figure 5. Efficiency vs. Load Current and Input Voltage, V_{OUT}=1.15625 V




Figure 6. Efficiency vs. Load Current and Temperature, V_{IN}=3.6 V, V_{OUT}=1.15625 V




Figure 7. Output Regulation vs. Load Current and Input Voltage, V_{OUT}=1.15625 V




Figure 8. PWM Entry / Exit Level vs. Input Voltage, V_{OUT}=1.15625 V




Figure 9. Output Ripple vs. Load Current, V_{IN} =4.2 V and 3.6 V, V_{OUT} =1.15625 V, Auto and Forced PWM





Figure 10. Frequency vs. Load Current, V_{IN}=4.2 V and 3.6 V, V_{OUT}=1.15625 V, Auto PWM

TYPICAL CHARACTERISTICS (continued)

(Unless otherwise specified, Auto PFM/PWM Mode, $V_{IN} = 3.6 \text{ V}$, $V_{OUT} = 1.15625 \text{ V}$, VSEL = EN = V_{IN} , $T_A = 25 \,^{\circ}\text{C}$; circuit and components according to Figure 1 and Table 2. Efficiency test conditions; I_{LOAD} : 1 mA to 3 A, L = 330 nH, DFE201612E-R33N (Toko). $C_{IN} = 4.7 \, \mu\text{F}$, 0603, C1608X5R1A475K (TDK), $C_{OUT} \times 2 = 2X47 \, \mu\text{F}$, 0603, GRM188R60J476ME (Murata).)






Figure 11. Quiescent Current vs. Input Voltage and Temperature, Auto Mode, V_{OUT}=1.15625 V

Figure 12. Shutdown Current vs. Input Voltage and Temperature




Figure 13. Line Transient, 3.6–4.2 V_{IN} , 1.15625 V_{OUT} , 10 μs Edge at 1 A Load

Figure 14. Load Transient, 3.6 V_{IN}, 1.15625 V_{OUT}, 0.01–1.5 A, 120 ns Edge




Figure 16. Load Transient, 3.6 V_{IN} , 1.15625 V_{OUT} , 1.5–3 A, 120 ns Edge

Figure 15. Startup, 5 Ω Load, V_{OUT} = 1.15625 V, V_{IN} = 3.6 V

TYPICAL CHARACTERISTICS (continued)

(Unless otherwise specified, Auto PFM/PWM Mode, $V_{IN} = 3.6 \text{ V}$, $V_{OUT} = 1.15625 \text{ V}$, VSEL = EN = V_{IN} , $T_A = 25 \,^{\circ}\text{C}$; circuit and components according to Figure 1 and Table 2. Efficiency test conditions; I_{LOAD} : 1 mA to 3 A, L = 330 nH, DFE201612E-R33N (Toko). $C_{IN} = 4.7 \, \mu\text{F}$, 0603, C1608X5R1A475K (TDK), $C_{OUT} \times 2 = 2X47 \, \mu\text{F}$, 0603, GRM188R60J476ME (Murata).)




Figure 17. Load Transient, 3.8 V_{IN}, 0.6 V_{OUT}, 0–500 mA, 100 ns Edge, 47 μF C_{OUT}

Operating Description

The FAN53526 is a step-down switching voltage regulator that delivers a programmable output voltage from an input voltage supply of 2.5 V to 5.5 V. Using a proprietary architecture with synchronous rectification, the FAN53526 is capable of delivering 3.0 A at over 80% efficiency. The regulator operates at a nominal frequency of 2.4 MHz at full load, which reduces the value of the external components to 330 nH or 470 nH for the output inductor and 44 μF for the output capacitor. High efficiency is maintained at light load with single-pulse PFM.

An I²C-compatible interface allows transfers up to 3.4 Mbps. This communication interface can be used to:

- Dynamically re-program the output voltage in 6.25 mV increments;
- Reprogram the mode to enable or disable PFM;
- Control voltage transition slew rate; or
- Enable / disable the regulator.

Control Scheme

The FAN53526 uses a proprietary non-linear, fixed-frequency PWM modulator to deliver a fast load transient response, while maintaining a constant switching frequency over a wide range of operating conditions. The regulator performance is independent of the output capacitor ESR, allowing for the use of ceramic output capacitors. Although this type of operation normally results in a switching frequency that varies with input voltage and load current, an internal frequency loop holds the switching frequency constant over a large range of input voltages and load currents.

For very light loads, the FAN53526 operates in Discontinuous Current Mode (DCM) single-pulse PFM,

which produces low output ripple compared with other PFM architectures. Transition between PWM and PFM is relatively seamless, providing a smooth transition between DCM and CCM Modes.

PFM can be disabled by programming the MODE bits in the CONTROL register in combination with the state of the VSEL pin. See table in the Control Register, 02h.

Enable and Soft-Start

When the EN pin is LOW; the IC is shut down, all internal circuits are off, and the part draws very little current. In this state, I²C can be written to or read from as long as input voltage is above the UVLO. The registers keep the content when the EN pin is LOW. The registers are reset to default values during a Power On Reset (POR). When the OUTPUT_DISCHARGE bit in the Control register is enabled (logic HIGH) and the EN pin is LOW or the BUCK_ENx bit is LOW, an 11 W load is connected from VOUT to GND to discharge the output capacitors.

Raising EN while the BUCK_ENx bit is HIGH activates the part and begins the soft-start cycle. During soft-start, the modulator's internal reference is ramped slowly to minimize surge currents on the input and prevent overshoot of the output voltage. Synchronous rectification is inhibited, allowing the IC to start into a pre-charged capacitive load.

If large values of output capacitance are used, the regulator may fail to start. The maximum C_{OUT} capacitance for starting with a heavy constant-current load is approximately:

$$C_{OUTMAX} \approx \left(I_{LMPK} - I_{LOAD}\right) \cdot \frac{320 \mu}{V_{OUT}} \tag{eq. 1} \label{eq:coutmax}$$

where C_{OUTMAX} is expressed in μF and I_{LOAD} is the load current during soft-start, expressed in A.

If the regulator is at its current limit for 16 consecutive current limit cycles, the regulator shuts down and enters tri-state before reattempting soft-start 1700 µs later. This

limits the duty cycle of full output current during soft-start to prevent excessive heating.

The IC allows for software enable of the regulator, when EN is HIGH, through the BUCK_EN bits. BUCK_EN0 and BUCK_EN1 are both initialized HIGH. These options start after a POR, regardless of the state of the VSEL pin.

Table 10. HARDWARE AND SOFTWARE ENABLE

Pins BITS		гѕ			
EN	VSEL	BUCK_EN0	BUCK_EN1	Output	Mode
0	Х	Х	Х	OFF	Shutdown
1	0	0	Х	OFF	Shutdown
1	0	1	Х	ON	Auto
1	1	Х	0	OFF	Shutdown
1	1	Х	1	ON	FPWM

VSEL Pin and I²C Programming Output Voltage

The output voltage is set by the NSELx control bits in VSEL0 and VSEL1 registers. The output is given as:

$$V_{OUT} = 0.600V + NSELx \cdot 6.25mV$$
 (eq. 2)

For example, if NSEL =1010000 (80 decimal), then V_{OUT} = 0.600 + 0.5 = 1.100 V.

Output voltage can also be controlled by toggling the VSEL pin LOW or HIGH. VSEL LOW corresponds to VSEL0 and VSEL HIGH corresponds to VSEL1. Upon

POR, VSEL0 and VSEL1 are reset to their default voltages, as shown in Table 8.

Transition Slew Rate Limiting

When transitioning from a low to high voltage, the IC can be programmed for one of eight possible slew rates using the SLEW bits in the Control register, as shown in the table below.

Table 11. TRANSITION SLEW RATE

Decimal	Bin	Slew Rate	
0	000	64.00	mV/μs
1	001	32.00	mV/μs
2	010	16.00	mV/μs
3	011	8.00	mV/μs
4	100	4.00	mV/μs
5	101	2.00	mV/μs
6	110	1.00	mV/μs
7	111	0.50	mV/μs

Transitions from high to low voltage rely on the output load to discharge V_{OUT} to the new set point. Once the high-to-low transition begins, the IC stops switching until V_{OUT} has reached the new set point.

Under-Voltage Lockout (UVLO)

When EN is HIGH, the under-voltage lockout keeps the part from operating until the input supply voltage rises HIGH enough to properly operate. This ensures proper operation of the regulator during startup or shutdown.

Input Over-Voltage Protection (OVP)

When V_{IN} exceeds V_{SDWN} (~ 6.2 V), the IC stops switching to protect the circuitry from internal spikes above

6.5 V. An internal filter prevents the circuit from shutting down due to noise spikes.

Current Limiting

A heavy load or short circuit on the output causes the current in the inductor to increase until a maximum current threshold is reached in the high-side switch. Upon reaching this point, the high-side switch turns off, preventing high currents from causing damage. 16 consecutive current limit cycles in current limit, cause the regulator to shut down and stay off for about 1700 µs before attempting a restart.

Thermal Shutdown

When the die temperature increases, due to a high load condition and/or high ambient temperature, the output switching is disabled until the die temperature falls sufficiently. The junction temperature at which the thermal shutdown activates is nominally 150 °C with a 17 °C hysteresis.

Monitor Register (Reg05)

The Monitor register indicates of the regulation state of the IC. If the IC is enabled and is regulating, its value is (1000 0001).

Table 12. I²C SLAVE ADDRESS

The serial interface is compatible with Standard, Fast,
Fast Plus, and HS Mode I ² C Bus® specifications. The SCL
line is an input and its SDA line is a bi-directional open-drain
output; it can only pull down the bus when active. The SDA
line only pulls LOW during data reads and when signaling
ACK. All data is shifted in MSB (bit 7) first.

I²C Slave Address

I²C Interface

In hex notation, the slave address assumes a 0 LS Bit. The hex slave address is C0 for all options except FAN53526UC168X, which has a hex slave address of C2.

	Bits							
Hex	7	6	5	4	3	2	1	0
C0	1	1	0	0	0	0	0	
C2	1	1	0	0	0	0	1	

Other slave addresses can be assigned. Contact an **onsemi** representative.

Bus Timing

As shown in Figure 18 data is normally transferred when SCL is LOW. Data is clocked in on the rising edge of SCL. Typically, data transitions shortly at or after the falling edge of SCL to allow sufficient time for the data to set up before the next SCL rising edge.




Figure 18. Data Transfer Timing

Each bus transaction begins and ends with SDA and SCL HIGH. A transaction begins with a START condition, which is defined as SDA transitioning from 1 to 0 with SCL HIGH, as shown in Figure 19.




Figure 19. START Bit

A transaction ends with a STOP condition, defined as SDA transitioning from 0 to 1 with SCL high, as shown in Figure 20.




Figure 20. STOP Bit

During a read from the FAN53526, the master issues a REPEATED START after sending the register address and before resending the slave address. The REPEATED START is a 1 to 0 transition on SDA while SCL is HIGH, as shown in Figure 21.




Figure 21. REPEATED START Timing

High-Speed (HS) Mode

The protocols for High-Speed (HS), Low-Speed (LS), and Fast-Speed (FS) Modes are identical; except the bus speed for HS Mode is 3.4 MHz. HS Mode is entered when the bus master sends the HS master code 00001XXX after a START condition (Figure 19). The master code is sent in Fast or Fast-Plus Mode (less than 1 MHz clock); slaves do not ACK this transmission.

The master generates a REPEATED START condition (Figure 21) that causes all slaves on the bus to switch to HS Mode. The master then sends I²C packets, as described above, using the HS Mode clock rate and timing.

The bus remains in HS Mode until a STOP bit (Figure 20) is sent by the master. While in HS Mode, packets are separated by REPEATED START conditions (Figure 21).

Master Drives Bus andSlave Drives Bus

All addresses and data are MSB first.

Read and Write Transactions

The following figures outline the sequences for data read and write. Bus control is signified by the shading of the packet, defined as:

Table 13. I²C BIT DEFINITIONS FOR FIGURE 22 AND FIGURE 23

Symbol	Definition
S	START, see Figure 19
Р	STOP, see Figure 20
R	REPEATED START, see Figure 21
A	ACK. The slave drives SDA to 0 acknowledge the preceding packet.
Ā	NACK. The slave sends a 1 to NACK the preceding packet.



Figure 22. Write Transaction



Figure 23. Write Transaction Followed by a Read Transaction

REGISTER DESCRIPTION

Table 14. REGISTER MAP

Hex Address	Name	Function	Binary	Hex
00	VSEL0	Controls V _{OUT} settings when VSEL pin = LOW	1XXXXXXX	XX
01	VSEL1	Controls V _{OUT} settings when VSEL pin = HIGH	1XXXXXXX	XX
02	CONTROL	Determines whether V _{OUT} output discharge is enabled and also the slew rate of positive transitions	10000010	82
03	ID1	Read-only register identifies vendor and chip type	1000001	81
04	ID2	Read-only register identifies die revision	00001000	08
05	MONITOR	Indicates device status	00000000	00

Table 15. BIT DEFINITIONS

Bit	Name	Туре	Value	Description		
VSEL0 Register Address: 00						
7	BUCK_EN0	R/W	1	Software buck enable. When EN pin is LOW, the regulator is off. When EN pin is HIGH, BUCK_EN bit takes precedent.		
6:0	NSEL0	R/W	XXX XXXX	Sets V _{OUT} value from 0.600 to 1.39375 V (see Eq.2).		
VSEL1				Register Address: 01		
7	BUCK_EN1	R/W	1	Software buck enable. When EN pin is LOW, the regulator is off. When EN pin is HIGH, BUCK_EN bit takes precedent.		
6:0	NSEL1	R/W	XXX XXXX	Sets V _{OUT} value from 0.600 to 1.39375 V (see Eq.2).		
CONTROL				Register Address: 02		
			0	When the regulator is disabled, V _{OUT} is not discharged.		
7	OUTPUT_ DISCHARGE	R/W	1	When the regulator is disabled, V_{OUT} discharges through an internal pull-down.		
6:4	SLEW	R/W	000 –111	Sets the slew rate for positive voltage transitions (see Transition Slew Rate Limiting for details.)		
3	Reserved		0	Always reads back 0.		
2	RESET	R/W	0	Setting to 1 resets all registers to default values. Always reads back 0.		
1:0	MODE	R/W	10	In combination with the VSEL pin, these two bits set the operation of the buck to be either in Auto-PFM/PWM Mode during light load or Forced PWM mode. See table below. Mode of Operation VSEL Pin Binary Operation Low X0 Auto PFM/PWM Low X1 Forced PWM High 0X Auto PFM/PWM High 1X Forced PWM		
ID1			•	Register Address: 03		
7:5	VENDOR	R	100	Signifies onsemi as the IC vendor.		
4	Reserved	R	0	Always reads back 0.		
3:0	DIE_ID	R	0001	DIE ID – FAN53525/6.		
ID2				Register Address: 04		
7:4	Reserved	R	0000	Always reads back 0000.		
3:0	DIE_REV	R	1000	FAN53526 Die Revision		

Table 15. BIT DEFINITIONS

Bit	Name	Type	Value	Description		
MONITOR	ONITOR Register Address: 05					
7	PGOOD	R	0	1: Buck is enabled and soft-start is completed.		
6	UVLO	R	0	1: Signifies the VIN is less than the UVLO threshold.		
5	OVP	R	0	1: Signifies the VIN is greater than the OVP threshold.		
4	POS	R	0	Signifies a positive voltage transition is in progress and the output voltage has not yet reached its new setpoint.		
3	NEG	R	0	Signifies a negative voltage transition is in progress and the output voltage has not yet reached its new setpoint.		
2	RESET-STAT	R	0	1: Indicates that a register reset was performed. This bit is cleared after register 5 is read.		
1	ОТ	R	0	1: Signifies the VIN is less than the UVLO threshold.		
0	BUCK_STATUS	R	0	1: Signifies the VIN is greater than the OVP threshold.		

APPLICATION INFORMATION

Selecting the Inductor

The output inductor must meet both the required inductance and the energy-handling capability of the application. The inductor value affects the average current limit, the output voltage ripple, and the efficiency.

The ripple current (ΔI) of the regulator is:

$$\Delta I \approx \frac{V_{OUT}}{V_{IN}} \cdot \left(\frac{V_{IN} - V_{OUT}}{L \cdot f_{SW}} \right) \tag{eq. 3}$$

The maximum average load current, $I_{MAX(LOAD)}$, is related to the peak current limit, $I_{LIM(PK)}$, by the ripple current such that:

$$I_{MAX(LOAD)} = I_{LIM(PK)} - \frac{\Delta I}{2}$$
 (eq. 4)

The FAN53526 is optimized for operation with L=330 nH, but is stable with inductances up to 1.0 μ H

(nominal). The inductor should be rated to maintain at least 80% of its value at $I_{LIM(PK)}$. Failure to do so decreases the amount of DC current the IC can deliver.

Efficiency is affected by the inductor DCR and inductance value. Decreasing the inductor value for a given physical size typically decreases the DCR; but since ΔI increases, the RMS current increases, as do core and skin-effect losses:

$$I_{RMS} = \sqrt{I_{OUT(DC)}^2 + \frac{\Delta I^2}{12}}$$
 (eq. 5)

The increased RMS current produces higher losses through the $R_{DS(ON)}$ of the IC MOSFETs and the inductor ESR.

Increasing the inductor value produces lower RMS currents, but degrades transient response. For a given physical inductor size, increased inductance usually results in an inductor with lower saturation current.

Table 16. EFFECTS OF INDUCTOR VALUE (FROM 330NH RECOMMENDED) ON REGULATOR PERFORMANCE

I _{MAX(LOAD)}	ΔV _{OUT} (Eq.(7))	Transient Response
Increase	Decrease	Degraded

Inductor Current Rating

The current-limit circuit can allow substantial peak currents to flow through L1 under worst-case conditions. If it is possible for the load to draw such currents, the inductor should be capable of sustaining the current or failing in a safe manner.

For space-constrained applications, a lower current rating for L1 can be used. The FAN53526 may still protect these inductors in the event of a short circuit, but may not be able to protect the inductor from failure if the load is able to draw higher currents than the DC rating of the inductor. Refer to Table 2 for the recommended inductors.

Output Capacitor and V_{OUT} Ripple

If space is at a premium, 0603 capacitors may be used. Increasing C_{OUT} has negligible effect on loop stability and can be increased to reduce output voltage ripple or to improve transient response. Output voltage ripple, ΔV_{OUT} , is calculated by:

$$\Delta V_{OUT} = \Delta I_L \left[\frac{f_{SW} \cdot C_{OUT} \cdot ESR^2}{2 \cdot D \cdot (1 - D)} + \frac{1}{8 \cdot f_{SW} \cdot C_{OUT}} \right] \quad \text{(eq. 6)}$$

where C_{OUT} is the effective output capacitance.

The capacitance of C_{OUT} decreases at higher output voltages, which results in higher ΔV_{OUT} . Equation 6 is only valid for CCM operation, which occurs in PWM Mode.

The FAN53526 can be used with either 2 x 22 μ F (0603) or 2 x 47 μ F (0603) output capacitor configuration. If a tighter ripple and transient specification is need from the FAN53526, then the 2 x 47 μ F is recommended.

The lowest ΔV_{OUT} is obtained when the IC is in PWM Mode and, therefore, operating at 2.4 MHz. In PFM Mode, f_{SW} is reduced, causing ΔV_{OUT} to increase.

ESL Effects

The Equivalent Series Inductance (ESL) of the output capacitor network should be kept low to minimize the square-wave component of output ripple that results from the division ratio C_{OUT} ESL and the output inductor (L_{OUT}). The square-wave component due to the ESL can be estimated as:

$$\Delta V_{OUT(SQ)} \approx V_{IN} \cdot \frac{ESL_{COUT}}{L1} \tag{eq. 7} \label{eq. 7}$$

A good practice to minimize this ripple is to use multiple output capacitors to achieve the desired C_{OUT} value. For example, to obtain C_{OUT} =20 μF , a single 22 μF 0805 would produce twice the square wave ripple as two x 10 μF 0805.

To minimize ESL, try to use capacitors with the lowest ratio of length to width. 0805 s have lower ESL than 1206 s. If low output ripple is a chief concern, some vendors produce 0508 capacitors with ultra-low ESL. Placing additional small-value capacitors near the load also reduces the high-frequency ripple components.

Input Capacitor

The ceramic input capacitors should be placed as close as possible between the VIN and PGND pins to minimize the parasitic inductance. If a long wire is used to bring power to the IC, additional "bulk" capacitance (electrolytic or tantalum) should be placed between CIN and the power source lead to reduce under-damped ringing that can occur between the inductance of the power source leads and $C_{\rm IN}$.

Thermal Considerations

Heat is removed from the IC through the solder bumps to the PCB copper. The junction-to-ambient thermal resistance (θ_{JA}) is largely a function of the PCB layout (size, copper weight, and trace width) and the temperature rise from junction to ambient (ΔT) .

For the FAN53526, θ_{JA} is 42 °C/W when mounted on its four-layer with vias evaluation board in still air with 2 oz. outer layer copper weight and 1 oz. inner layer.

For long-term reliable operation, the junction temperature (T_I) should be maintained below 125 °C.

To calculate maximum operating temperature (<125 °C) for a specific application:

- 1. Use efficiency graphs to determine efficiency for the desired V_{IN}, V_{OUT}, and load conditions.
- 2. Calculate total power dissipation using:

$$P_{T} = V_{OUT} \cdot I_{LOAD} \cdot \left(\frac{1}{\eta} - 1\right)$$
 (eq. 8)

3. Estimate inductor copper losses using:

$$P_{L} = I_{LOAD}^{2} \cdot DCR_{L}$$
 (eq. 9)

4. Determine IC losses by removing inductor losses (step 3) from total dissipation:

$$P_{IC} = P_{T} - P_{L} \tag{eq. 10}$$

5. Determine device operating temperature:

$$\Delta T = P_{IC} \cdot \Theta_{JA} \quad T_{IC} = T_A + \Delta T$$
 (eq. 11)

and

Note that the $R_{DS(ON)}$ of the power MOSFETs increases linearly with temperature at about 1.4%/°C. This causes the efficiency (η) to degrade with increasing die temperature.

Layout Recommendations

- The input capacitor (C_{IN}) should be connected as close as possible to the VIN and GND pins. Connect to VIN and GND using only top metal. Do not route through vias.
- 2. Place the inductor (L) as close as possible to the IC. Use short wide traces for the main current paths.
- 3. The output capacitor (C_{OUT}) should be as close as possible to the IC. Connection to GND should be on top metal. Feedback signal connection to VOUT should be routed away from noisy components and traces (e.g. SW line). For remote sensing application, place one or all output capacitors near the load and if there are also output capacitors placed near the inductor, the maximum trace resistance between the inductor and the load should not exceed 30 m Ω .




Figure 24. Guidance for Layer 1




Figure 25. Layer 2

Figure 26. Layer 3



Figure 27. Layer 4




Figure 28. Remote Sensing Schematic

Table 17. PRODUCT SPECIFIC DIMENSIONS

D	E	X	Υ
2.015 0 ± 03 mm	1.310 ± 0.03 mm	0.255 mm	0.2075 mm

TinyBuck is registered trademark of Semiconductor Components Industries, LLC (SCILLC) or its subsidiaries in the United States and/or other countries. ARM is a registered trademark of ARM Limited (or its subsidiaries) in the EU and/or elsewhere.

Tegra is a trademark of NVIDIA Corporation.

OMAP is a trademark and brand of Texas Instruments Incorporated.

NovaThor is a trademark of ST-Ericsson.

ARMADA is a trademark of Emergency Technology, Inc.


Krait is a trademark of Qualcomm Incorporated.




WLCSP15 2.015x1.31x0.586


CASE 567QS ISSUE O


DATE 31 OCT 2016





RECOMMENDED LAND PATTERN (NSMD TYPE)





SIDE VIEWS

0.80 Ø0.260±0.02 0.40 15X $| \oplus | 0.005 (M)$ С АВ lΕ 0.40 lъ \circ 1.60 $\Theta \Phi \Theta$ E 000lв -(Y)±0.018 \bigoplus \bigoplus $(X)\pm0.018$ **BOTTOM VIEW**

NOTES

- A. NO JEDEC REGISTRATION APPLIES.
- B. DIMENSIONS ARE IN MILLIMETERS.
- C. DIMENSIONS AND TOLERANCE PER ASME Y14.5 - 2009.
- D. DATUM C IS DEFINED BY THE
 SPHERICAL CROWNS OF THE BALLS.
- E. PACKAGE NOMINAL HEIGHT IS
 586 ± 39 MICRONS (547-625 MICRONS).
 F. FOR DIMENSIONS D.E.X. AND Y SEE

FOR DIMENSIONS D,E,X, AND Y SEE PRODUCT DATASHEET.

DOCUMENT NUMBER:	98AON13347G	Electronic versions are uncontrolled except when accessed directly from the Document Repos Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.		
DESCRIPTION:	WLCSP15 2.015x1.31x0.58	66	PAGE 1 OF 1	

onsemi and ONSEMI are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

onsemi, Onsemi, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at <a href="www.onsemi.org/www.onsemi.or

ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

 $\textbf{Technical Library:} \ \underline{www.onsemi.com/design/resources/technical-documentation}$

onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support

For additional information, please contact your local Sales Representative at www.onsemi.com/support/sales

