PL613-01

1.8V to 3.3V, PicoPLL, 3-PLL, 200 MHz, 8 Output Clock IC

Features


- Designed for PCB Space Savings with Three Low-Power Programmable PLLs and up to 8 Clock Outputs
- · Low Power Consumption
 - 10 µA Typical When PDB is Activated
- · Output Frequency:
 - ≤110 MHz at 1.8V Operation
 - ≤166 MHz at 2.5V Operation
 - ≤200 MHz at 3.3V Operation
- · Input Frequency:
 - Fundamental Crystal: 10 MHz to 40 MHz
 - Reference Input: 10 MHz to 200 MHz
- Programmable I/O Pins Can be Configured as Output Enable (OE), Configuration Switching (CSEL), Frequency Switching (FSELX), Power Down (PDB) Inputs, or Clock Outputs
- Disabled Outputs Programmable as HiZ or Active I ow
- Four Distinct Configurations Selectable with CSEL[0:1]
- Single 1.8V, 2.5V, or 3.3V ±10% Power Supply
- Temperature range: 0°C to 70°C, –40°C to +85°C
- Available in 3 mm x 3 mm LQFN or TSSOP Packages

General Description

The PL613-01 is an advanced triple PLL design based on Microchip's PicoPLL™, the world's smallest programmable clock, technology. This advanced technology allows the eight output PL613-01 to fit in to a small 3 mm x 3 mm LQFN or TSSOP package for high performance, low-power, low-cost applications. Besides its small form factor and 8 outputs that can reduce overall system costs, the PL613-01 offers superior phase noise, jitter and power consumption performance.

The power down feature of PL613-01, when activated, allows the IC to consume less than 10 μ A of power, while its CSEL[0:1] allows switching between up to four pre-programmed configurations. The FSELX, on the other hand, allows frequency switching of two outputs (CLK1 and CLK2) on a single clock pin (CLK2).

Block Diagram



1.0 ELECTRICAL CHARACTERISTICS

Absolute Maximum Ratings †

Supply Voltage Range (V _{DD})	–0.5V to +4.6V
Input Voltage Range (V _{IN})	
Output Voltage Range (V _{OUT})	–0.5V to V _{DD} + 0.5V
Data Retention at +85°C	10 Years

† Notice: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operational sections of this specification is not intended. Exposure to maximum rating conditions for extended periods may affect device reliability.

AC ELECTRICAL CHARACTERISTICS

Parameters	Sym.	Min.	Тур.	Max.	Units	Conditions
Crystal Input Frequency	X _{IN}	10	_	40	MHz	Fundamental Crystal
		10	-	200	MHz	at V _{DD} = 3.3V, ±10%
Input Frequency	F _{IN}	10	-	166	MHz	at V _{DD} = 2.5V, ±10%
		10	_	110	MHz	at V _{DD} = 1.8V, ±10%
Input Signal Amplitude	_	0.8	_	V_{DD}	V_{PP}	Internally AC-Coupled
		1	-	200	MHz	at V _{DD} = 3.3V, ±10% (High Drive)
Output Frequency	_	1	l	166	MHz	at V _{DD} = 2.5V, ±10% (High Drive)
		1	_	110	MHz	at V _{DD} = 1.8V, ±10% (High Drive)
Settling Time	_	_	_	2	ms	At power-up ($V_{DD} \ge 90\%$ of operating V_{DD})
Output Enable Time	_	_	_	500	ns	OE function; T _A = 25°C, 15 pF load. Add one clock period to this measurement for a usable clock output.
		_		2	ms	PDB function; T _A = 25°C, 15 pF load.
V _{DD} Sensitivity	_	-2	1	2	ppm	Frequency vs. V _{DD} , ±10%
Output Rise Time	_	_	1.2	1.7	ns	15 pF load, 10/90% V _{DD} , High Drive, 3.3V
Output Fall Time	_	_	1.2	1.7	ns	15 pF load, 10/90% V _{DD} , High Drive, 3.3V
Duty Cycle		45	50	55	%	PLL-driven output, @ V _{DD} /2, 15 pF load, High Drive, over entire frequency range
Period Jitter (Note 1) (10,000 Samples)	_	_	300	_	ps	Configuration-dependent, with capacitive decoupling between V _{DD} and GND

Note 1: Jitter performance depends on the programming parameters.

DC ELECTRICAL CHARACTERISTICS

Parameters	Sym.	Min.	Тур.	Max.	Units	Conditions
Supply Current (V _{DD} = 3.3V)	I _{DD}	_	17	23	mA	All 8 outputs @ 20 MHz No load
Supply Current (V _{DD} = 2.5V)	I _{DD}	_	13.5	18	mA	All 8 outputs @ 20 MHz No load
Supply Current (V _{DD} = 1.8V)	I _{DD}	_	9.5	13	mA	All 8 outputs @ 20 MHz No load
Supply Current	I _{DD}	_	10	_	μA	When PDB = 0
		2.97	3.3	3.63	V	Configured for 3.3V Operation
Operating Voltage	V_{DD}	2.25	2.5	2.75	V	Configured for 2.5V Operation
		1.62	1.8	1.98	V	Configured for 1.8V Operation

DC ELECTRICAL CHARACTERISTICS (CONTINUED)

Parameters	Sym.	Min.	Тур.	Max.	Units	Conditions
Output Low Voltage	V _{OL}	_	_	0.4	V	I _{OL} = +4 mA, Standard Drive, 3.3V
Output High Voltage	V _{OH}	2.4	_	_	V	I _{OL} = –4 mA, Standard Drive, 3.3V
Output Current, Low Drive	I _{OLD}	4			mA	$V_{OL} = 0.4V, V_{OH} = 2.4V, 3.3V$
Output Current, Standard Drive	I _{OSD}	8			mA	$V_{OL} = 0.4V, V_{OH} = 2.4V, 3.3V$
Output Current, High Drive	I _{OHD}	16		_	mA	$V_{OL} = 0.4V, V_{OH} = 2.4V, 3.3V$

CRYSTAL CHARACTERISTICS

Parameters	Symbol	Min.	Тур.	Max.	Units
Fundamental Crystal Resonator Frequency	F _{XIN}	10	_	40	MHz
Crystal Loading Rating	C _{L(XTAL)}	_	15	_	pF
Operating Drive Level	_	_	0.1	2	mW
Metal Can Crystal, Shunt Capacitance	C0	_	_	5.5	pF
Metal Can Crystal, ESR Max.	ESR	_	_	40	Ω
Small SMD Crystal, Shunt Capacitance	C0	_	_	2.5	pF
Small SMD Crystal, ESR Max.	ESR	_	_	60	Ω

TEMPERATURE SPECIFICATIONS (Note 1)


Parameters	Sym.	Min.	Тур.	Max.	Units	Conditions
Temperature Ranges						
Storage Temperature Range	T _S	-65	_	+150	°C	_
Soldering Temperature	_	_	_	+260	°C	_
Ambient Operating Temperature Range	T _A	-40	—	+85	°C	_

Note 1: Exposure of the device under conditions beyond the limits specified by Maximum Ratings for extended periods may cause permanent damage to the device and affect product reliability. These conditions represent a stress rating only, and functional operations of the device at these or any other conditions above the operational limits noted in this specification is not implied. Operating temperature is guaranteed by design. Parts are tested to commercial grade only.

2.0 PIN DESCRIPTIONS

The descriptions of the pins are listed in Table 2-1.

Package Types



Note 1: ^ denotes internal pull-up.

TABLE 2-1: PIN FUNCTION TABLE

Pin Number LQFN-16	Pin Number TSSOP-16	Pin Name	Pin Type (Note 1)	Description
1	7	CLK0, FSELX	В	Programmable clock (CLK0) output or CLK2 frequency switching (FSELX) input.
3, 6, 12	2, 9, 12	GND	Р	Ground connection.
2, 9, 15	5, 8, 15	VDD	Р	V _{DD} connection.
4	10	CLK1, OE2	В	Programmable clock (CLK1) output or Output Enable (OE) input for CLK2.
5	11	CLK2	0	Programmable clock (CLK2) output.
7	13	CLK3, OE4	В	Programmable clock (CLK3) output or Output Enable (OE) input for CLK4.
8	14	CLK4	0	Programmable clock (CLK4) output.
10	16	XOUT	0	Crystal output pin. Do not connect when using FIN.
11	1	XIN, FIN	I	Crystal or reference clock input.
13	3	CLK5, OE6, CSEL0	В	Programmable clock (CLK5) output or Output Enable (OE) input for CLK6 or configuration switching input.

TABLE 2-1: PIN FUNCTION TABLE (CONTINUED)

Pin Number LQFN-16	Pin Number TSSOP-16	Pin Name	Pin Type (Note 1)	Description
14	4	CLK6, OEM, PDB	В	Programmable clock (CLK6) output or Output Enable master (OEM) all clock outputs or power down mode (PDB) input.
16	6	CLK7, OE0, CSEL1	В	Programmable clock (CLK7) output or Output Enable (OE) input for CLK0 or configuration switching input.

Note 1: All bidirectional buffers (I/Os) incorporate an internal 60 k Ω pull-up resistor when used as an input, except when PDB mode is used. In configurations that use PDB, the PDB pin will have a 10 M Ω pull-up resistor.

TABLE 2-2: KEY PROGRAMMING PARAMETERS

CLK[0:7] Output Frequency	Output Drive Strength	Programmable Input/Output
CLK[0,3,6]: F _{VCOx} / (P*(1,2,4,8)), F _{REF} , or F _{RFF} / (P*(1,2,4,8))	Each output has three optional drive strengths to choose from: • Low: 4 mA	Most pins are multi-function I/Os. In addition to CLK, they can be configured to perform as the following:
CLK[1,4,7]: F _{VCOx} / P CLK[2,5]: F _{VCOx} / P, F _{REF} , or F _{REF} / P	Standard: 8 mA (default) High: 16 mA	 OE[0,2,4,6]: Output Enable for Individual I/Os. OEM: Master OE Controlling All Outputs. CSEL[0:1]: Device Configuration Switching. FSELX: CLK2 Frequency Switching.
Where F _{VCOx} = F _{REF} * M / R M = 11 bit R = 8 bit P = 5 bit (odd/even divider)		PDB: Power Down.CLK[0:8]: Output.HiZ or Active-Low Disabled State.

3.0 FUNCTIONAL DESCRIPTION

The PL613-01 is a highly featured, very flexible, advanced triple-PLL design for high performance, low-power applications. The device accepts a low-cost fundamental crystal input of 10 MHz to 40 MHz or a reference clock input of 10 MHz to 200 MHz and is capable of producing eight distinct output frequencies up to 200 MHz. All three PLLs are fully programmable, with a total of five, 5-bit post-VCO, odd/even 'P-counter' dividers with an additional 1, 2, 4, or 8 'Post P-counter' dividers that easily generate the most demanding frequencies. The outputs can be programmed to deliver the generated frequencies from the PLLs or the reference input. Each bidirectional feature pin (I/O) on the PL613-01 incorporates a 60 k Ω pull-up resistor and can be configured to perform various functions. Usage of various design features of these products is mentioned in the following paragraphs.

3.1 PLL Programming

The three PLLs in PL613-01 are fully programmable. Each PLL is equipped with an 8-bit input frequency divider (R-Counter) and an 11-bit VCO frequency feedback loop (M-Counter) divider. The three PLL outputs are transferred to five 5-bit post-VCO, odd/even dividers (P-Counter), as shown in the Block Diagram. In addition, there are three optional (÷1, ÷2, ÷4, or ÷8) post P-Counter dividers that can further divide the VCO frequency. In general, the PLL output frequency is determined by the following formula:

EQUATION 3-1:

$$F_{OUT} = (F_{REF} \times M)/(R \times P)$$

For output calculations, please note that 'P' includes the P-Counter bits plus the additional optional dividers $(\div 1, \div 2, \div 4, \text{ or } \div 8)$, if used.

3.2 CLKx (Clock Outputs)

There are a maximum of eight outputs available on the PL613-01. Clock output frequencies can be configured as follows:

- CLK[0,3,6]
 - F_{VCOx} / (P*(1, 2, 4, 8))
 - F_{RFF} (Crystal or Reference Clock frequency)
 - F_{REF} / (P*(1,2,4,8))
- CLK[1, 7]
 - F_{VCOx}/P

- CLK[2, 4, 5]
 - F_{VCOx} / P
 - F_{REF}
 - F_{RFF}/P

Each output can be programmed with a 4 mA, 8 mA, or 16 mA drive strength. The maximum output frequency is 200 MHz at 3.3V, 166 MHz at 2.5V, or 110 MHz at 1.8V.

3.3 OE (Output Enable)

Four pins can be configured as OE inputs for controlling individual clock outputs, as show in the table below.

OEx	Controls Output on CLK#
OE0	CLK0
OE2	CLK2
OE4	CLK4
OE6	CLK6

Typical enable time is <500 ns plus one clock period.

The OE feature can be programmed to allow the output to float (HiZ) or to operate in active-low mode. The programming control for individual OEs is show below.

OE Pin	OE Type (Programmable)	Osc	PLL	Output	
	0 (default)	On	On	HiZ	
0	1	On	On	Active 0	
1	Normal Operation (default)				

3.4 OEM (Master Output Enable)

One pin can be configured to be a single Master OE (OEM) input pin that controls all the outputs of the PL613-01. In addition, the state of the disabled outputs can be programmed to float (HiZ) or to operate in active-low mode. The OEM function operates on the following logic:

OE Pin	OE Type (Programmable)	Osc	PLL	Output	
	0 (default)	On	On	HiZ	
0	1	On	On	Active 0	
1	Normal Operation (default)				

Typical enable time is <500 ns plus one clock period.

3.5 PDB (Power Down Control)

When activated, PDB disables all the PLLs, the oscillator circuitry, counters, and all other active circuitry. PDB activation disables all outputs and the IC consumes <10 μA of power. The PDB input incorporates a 10 $M\Omega$ pull-up resistor for normal operation.

The PDB feature can be programmed to allow the output to float (HiZ) or to operate in active-low mode. The logic for PDB is shown in the following table:

PDB Pin	PDB Type (Programmable)	Osc	PLL	Output
	0 (default)	Off	Off	HiZ
0	1	Off	Off	Active 0
1	Normal Operation (default)			

Typical enable time from power down in <2 ms.

3.6 CSEL (On-the-Fly Configuration Switching)

The PL613-01 can be programmed to allow switching between four different configurations, allowing for changes in the output frequencies. Many applications (i.e. video/audio) can use the same design footprint, but allow for configuration switching, adhering to various standards. CSEL0 and CSEL1 are used in the switching selection. These pins incorporate a 60 k Ω pull-up resistor for normal operation. The logic for configuration switching of the programmed parts is shown below:

CSEL1	CSEL0	Programmed Configuration
0	0	0
0	1	1
1	0	2
1	1	3 (default)

Typical enable time is <500 µs.

3.7 FSELX (On-the-Fly Output Frequency Switching Between Two Output Frequencies)

The PL613-01 is equipped with the FSELX feature to allow frequency switching between two frequencies on one of the output pins. Frequencies assigned to CLK1 and CLK2 can be switched when FSELX is activated on CLK2 output. The logic for FSELX is shown below:

FSELX	CLK2 Output			
0	Frequency 2			
1 (default)	Frequency 1			

Typical enable time is <10 ns plus one clock period.

4.0 LAYOUT RECOMMENDATIONS

The following guidelines are designed to help create a performance-optimized PCB design.

4.1 Signal Integrity and Termination Considerations

- · Keep traces short.
- Trace = Inductor. With capacitive loads, this creates ringing.
- Long trace = long transmission line. Without proper termination, this causes reflections that look like ringing.
- Design long traces (greater than one inch) as striplines or microstrips with defined impedance.
- Match trace at one side to avoid reflections bouncing back and forth.

4.2 Decoupling and Power Supply Considerations

- Place decoupling capacitors as close as possible to the V_{DD} pin(s) to limit noise from the power supply.
- Multiple V_{DD} pins should be decoupled separately for best performance.
- The addition of resistors in series with V_{DD} can help prevent noise from other board sources.
 - Traditionally, ferrite beads are used for this purpose, but with the PL613-01 the results are better when using resistors.




FIGURE 4-1: Typical CMOS Termination.




FIGURE 4-2: Crystal Tuning Circuit.

4.3 Layout Example




FIGURE 4-3: PL613-01 Layout Example.

U1 = PL613-01 in QFN-16L. In this example, all eight outputs are used.

C1a, C2a, C3a = 0.1 μ F and C1b, C2b, C3b = 1 μ F for power supply decoupling. The vias connected to the capacitors go to the ground plane inside the PCB.

Rp1, Rp2, Rp3 = 10Ω for power supply filtering. The power supply filter is a first order low pass filter with -3 dB at 30 kHz. It is important that the frequencies of the loop bandwidth of the PLLs are filtered properly. The loop bandwidth of the PLLs is in the range of 100 kHz to 1 MHz depending upon the programmed configuration. The vias connected to Rp1, Rp2, and Rp3 go to the V_{DD} plane inside the PCB.

R0 ~ R7 = 30Ω for matching CLK0 ~ CLK7 outputs to the PCB trace impedance. Place the resistors as close as possible to the IC pins and design the traces to the

PL613-01

target clock inputs as transmission lines (microstrip or stripline) for the best signal integrity and the lowest FMI

When using ferrite beads instead of Rp1, Rp2, or Rp3, make sure the resonance frequency of the bead with the decoupling capacitors is below 50 kHz so as not to interfere with the PLL loop bandwidth. This requirement is difficult to fulfill, so it is recommended to use the resistors Rp1, Rp2, and Rp3 for power supply filtering.

5.0 PACKAGING INFORMATION

5.1 Package Marking Information

16-Lead LQFN*

XXXXXX XXX NNN

16-Lead TSSOP*

XXXX-XX XXX WWNNN Example

P61301 K79 • 420

Example

P613-01 A20 13016

Legend: XX...X Product code or customer-specific information

Y Year code (last digit of calendar year)
YY Year code (last 2 digits of calendar year)
WW Week code (week of January 1 is week '01')

NNN Alphanumeric traceability code

Pb-free JEDEC® designator for Matte Tin (Sn)

* This package is Pb-free. The Pb-free JEDEC designator (e3)

can be found on the outer packaging for this package.
♠, ♠, ▼ Pin one index is identified by a dot, delta up, or delta down (triangle

 ♠, ♠, ♥ Pin one index is identified by a dot, delta up, or delta down (triangle mark).


Note: In the event the full Microchip part number cannot be marked on one line, it will be carried over to the next line, thus limiting the number of available characters for customer-specific information. Package may or may not include the corporate logo.

Underbar (_) and/or Overbar (¯) symbol may not be to scale.


TITLE

16 LEAD LQFN 3x3mm PACKAGE OUTLINE & RECOMMENDED LAND PATTERN


DRAWING #	LQFN33-16LD-PL-1	UNIT	MM
Lead Frame	Copper Alloy		







BOTTOM VIEW



SIDE VIEW


NOTE:

- 1. MAX PACKAGE WARPAGE IS 0.05mm.
- 2. MAX ALLOWABLE BURR IS 0.076mm IN ALL DIRECTIONS
- 3. PIN #1 IS ON TOP WILL BE LASER MARKED.
- 4. RED CIRCLE IN LAND PATTERN INDICATES THERMAL VIA. SIZE SHOULD BE 0.30-0.35mm IN DIAMETER AND SHOULD BE CONNECTED TO GND FOR MAX THERMAL PERFORMANCE.
- 5. GREEN RECTANGLES (SHADED AREA) indicate SOLDER STENCIL OPENING ON EXPOSED PAD AREA. SIZE SHOULD BE 0.60x0.60mm IN SIZE, 0.20mm SPACING.


Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging.

POD-Land Pattern Drawing #LQFN33-16LD-PL-1

RECOMMENDED LAND PATTERN NOTE: 4, 5




STACKED-UP




Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging.

16-Lead Plastic Thin Shrink Small Outline Package (ST) 4.4mm Body [TSSOP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging






Microchip Technology Drawing C04-068A Sheet 1 of 2

16-Lead Plastic Thin Shrink Small Outline Package (ST) 4.4mm Body [TSSOP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	MILLIMETERS					
Dimension	MIN	NOM	MAX			
Number of Pins	N		16			
Pitch	е		0.65 BSC			
Overall Height	Α	-	-	1.20		
Molded Package Thickness	A2	0.80	1.00	1.05		
Standoff	A1	0.05	0.05 - 0.15			
Overall Width	verall Width E 6.40 BSC					
Molded Package Width	E1	4.30 4.40 4.50				
Molded Package Length	D	4.90 5.00 5.10				
Foot Length	Г	0.45 0.60 0.75				
Footprint	(L1)	1.00 REF				
Foot Angle		0° - 8°				
Lead Thickness	O	0.09 - 0.20				
Lead Width	0.19	-	0.30			

Notes:

- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.15mm per side.
- 3. Dimensioning and tolerancing per ASME Y14.5M


BSC: Basic Dimension. Theoretically exact value shown without tolerances.

 $\label{eq:REF:Reference Dimension, usually without tolerance, for information purposes only. \\$

Microchip Technology Drawing C04-068A Sheet 2 of 2

16-Lead Plastic Thin Shrink Small Outline (ST) - 4.4 mm Body [TSSOP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



RECOMMENDED LAND PATTERN

	MILLIMETERS			
Dimension	MIN	NOM	MAX	
Contact Pitch	E	0.65 BSC		
Optional Center Pad Length	Y2			2.70
Optional Center Pad Width	X2			2.70
Clearance Between Contact Pads	G1	4.40		
Contact Pad To Center Pad	G	0.73		
Contact Pad Spacing	C1		5.90	
Contact Pad Width (X16)	X1			0.45
Contact Pad Length (X16)	Y1			1.50
Distance Between Pads	GX	0.20		
Overall Width Z1				7.40

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2068A

APPENDIX A: REVISION HISTORY

Revision A (October 2016)

- Converted Micrel document PL613-01 to Microchip data sheet DS20005650A.
- Minor text changes throughout.
- · Discontinued SSOP package offering.

Revision B (March 2023)

- Corrected the Product Identification System to reflect the current Tape & Reel part number code.
- Updated package outline drawings and package option mentions throughout.
- Document-wide stylistic update to bring document into current look and feel.

D	I C	1	3	-0	1
	LC)	3	=U	, 1

NOTES:

PRODUCT IDENTIFICATION SYSTEM

To order or obtain information, e.g., on pricing or delivery, contact your local Microchip representative or sales office.

					E	xamples:	
PART NO. Device Device:	-XXX ID Code PL613-01	X Package	X Temperature 3V. PicoPLL, 3-PL	-X Media Type	a)	PL613-01-XXXOC:	1.8V to 3.3V, PicoPLL, 3-PLL, 200 MHz, 8 Output Clock IC 3-Digit ID Code, 16-Lead TSSOP, Commercial Temperature Range, 20/Bag
ID Code:	XXX =	Output Clo		, ,	b)	PL613-01-XXXOI-R:	1.8V to 3.3V, PicoPLL, 3-PLL, 200 MHz, 8 Output Clock IC 3-Digit ID Code, 16-Lead TSSOP, Industrial Temperature Range, 2,500/Reel
Package:	O = Q = C =	16-Lead TSSOP 16-Lead LQFN 0°C to +70°C (C	ommercial)		c)	PL613-01-XXXQC-R:	1.8V to 3.3V, PicoPLL, 3-PLL, 200 MHz, 8 Output Clock IC 3-Digit ID Code, 16-Lead LQFN, Commercial Temperature Range, 3,000/Reel
Media Type:	l = <blank>= R = R =</blank>	-40°C to +85°C 20/Bag 2,500/Reel (TSS 3,000/Reel (LQF	SOP Option)		d)	PL613-01-XXXQI:	1.8V to 3.3V, PicoPLL, 3-PLL, 200 MHz, 8 Output Clock IC 3-Digit ID Code, 16-Lead LQFN, Industrial Temperature Range, 20/Bag
					e)	PL613-01-XXXOC-R:	1.8V to 3.3V, PicoPLL, 3-PLL, 200 MHz, 8 Output Clock IC 3-Digit ID Code, 16-Lead TSSOP, Commercial Temperature Range, 2,500/Reel

PL613-01

NOTES:

Note the following details of the code protection feature on Microchip products:

- Microchip products meet the specifications contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is secure when used in the intended manner, within operating specifications, and under normal conditions.
- Microchip values and aggressively protects its intellectual property rights. Attempts to breach the code protection features of Microchip product is strictly prohibited and may violate the Digital Millennium Copyright Act.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of its code. Code protection does not
 mean that we are guaranteeing the product is "unbreakable" Code protection is constantly evolving. Microchip is committed to
 continuously improving the code protection features of our products.

This publication and the information herein may be used only with Microchip products, including to design, test, and integrate Microchip products with your application. Use of this information in any other manner violates these terms. Information regarding device applications is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. Contact your local Microchip sales office for additional support or, obtain additional support at https://www.microchip.com/en-us/support/design-help/client-support-services.

THIS INFORMATION IS PROVIDED BY MICROCHIP "AS IS". MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION INCLUDING BUT NOT LIMITED TO ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, AND FITNESS FOR A PARTICULAR PURPOSE, OR WARRANTIES RELATED TO ITS CONDITION, QUALITY, OR PERFORMANCE.

IN NO EVENT WILL MICROCHIP BE LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL, OR CONSEQUENTIAL LOSS, DAMAGE, COST, OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE INFORMATION OR ITS USE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY RELATED TO THE INFORMATION OR ITS USE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THE INFORMATION.

Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights unless otherwise stated.

For information regarding Microchip's Quality Management Systems, please visit www.microchip.com/quality.

Trademarks

The Microchip name and logo, the Microchip logo, Adaptec, AVR, AVR logo, AVR Freaks, BesTime, BitCloud, CryptoMemory, CryptoRF, dsPIC, flexPWR, HELDO, IGLOO, JukeBlox, KeeLoq, Kleer, LANCheck, LinkMD, maXStylus, maXTouch, MediaLB, megaAVR, Microsemi, Microsemi logo, MOST, MOST logo, MPLAB, OptoLyzer, PIC, picoPower, PICSTART, PIC32 logo, PolarFire, Prochip Designer, QTouch, SAM-BA, SenGenuity, SpyNIC, SST, SST Logo, SuperFlash, Symmetricom, SyncServer, Tachyon, TimeSource, tinyAVR, UNI/O, Vectron, and XMEGA are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

AgileSwitch, APT, ClockWorks, The Embedded Control Solutions Company, EtherSynch, Flashtec, Hyper Speed Control, HyperLight Load, Libero, motorBench, mTouch, Powermite 3, Precision Edge, ProASIC, ProASIC Plus, ProASIC Plus logo, Quiet-Wire, SmartFusion, SyncWorld, Temux, TimeCesium, TimeHub, TimePictra, TimeProvider, TrueTime, and ZL are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Adjacent Key Suppression, AKS, Analog-for-the-Digital Age, Any Capacitor, AnyIn, AnyOut, Augmented Switching, BlueSky, BodyCom, Clockstudio, CodeGuard, CryptoAuthentication, CryptoAutomotive, CryptoCompanion, CryptoController, dsPICDEM, dsPICDEM.net, Dynamic Average Matching, DAM, ECAN, Espresso T1S, EtherGREEN, GridTime, IdealBridge, In-Circuit Serial Programming, ICSP, INICnet, Intelligent Paralleling, IntelliMOS, Inter-Chip Connectivity, JitterBlocker, Knob-on-Display, KoD, maxCrypto, maxView, memBrain, Mindi, MiWi, MPASM, MPF, MPLAB Certified logo, MPLIB, MPLINK, MultiTRAK, NetDetach, Omniscient Code Generation, PICDEM, PICDEM.net, PICkit, PICtail, PowerSmart, PureSilicon, QMatrix, REAL ICE, Ripple Blocker, RTAX, RTG4, SAM-ICE, Serial Quad I/O, simpleMAP, SimpliPHY, SmartBuffer, SmartHLS, SMART-I.S., storClad, SQI, SuperSwitcher, SuperSwitcher II, Switchtec, SynchroPHY, Total Endurance, Trusted Time, TSHARC, USBCheck, VariSense, VectorBlox, VeriPHY, ViewSpan, WiperLock, XpressConnect, and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

The Adaptec logo, Frequency on Demand, Silicon Storage Technology, and Symmcom are registered trademarks of Microchip Technology Inc. in other countries.

GestIC is a registered trademark of Microchip Technology Germany II GmbH & Co. KG, a subsidiary of Microchip Technology Inc., in other countries.

All other trademarks mentioned herein are property of their respective companies.

© 2016 - 2023, Microchip Technology Incorporated and its subsidiaries.

All Rights Reserved.

ISBN: 978-1-6683-2203-1



Worldwide Sales and Service

AMERICAS

Corporate Office 2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7200

Fax: 480-792-7200 Fax: 480-792-7277 Technical Support:

http://www.microchip.com/ support

Web Address:

www.microchip.com

Atlanta Duluth, GA

Tel: 678-957-9614 Fax: 678-957-1455

Austin, TX Tel: 512-257-3370

Boston

Westborough, MA Tel: 774-760-0087 Fax: 774-760-0088

Chicago Itasca. IL

Tel: 630-285-0071 Fax: 630-285-0075

Dallas

Addison, TX Tel: 972-818-7423 Fax: 972-818-2924

Detroit Novi, MI

Tel: 248-848-4000

Houston, TX Tel: 281-894-5983

Indianapolis
Noblesville, IN

Tel: 317-773-8323 Fax: 317-773-5453 Tel: 317-536-2380

Los Angeles

Mission Viejo, CA Tel: 949-462-9523 Fax: 949-462-9608 Tel: 951-273-7800

Raleigh, NC Tel: 919-844-7510

New York, NY Tel: 631-435-6000

San Jose, CA Tel: 408-735-9110 Tel: 408-436-4270

Canada - Toronto Tel: 905-695-1980 Fax: 905-695-2078

ASIA/PACIFIC

Australia - Sydney Tel: 61-2-9868-6733

China - Beijing Tel: 86-10-8569-7000

China - Chengdu Tel: 86-28-8665-5511

China - Chongqing Tel: 86-23-8980-9588

China - Dongguan Tel: 86-769-8702-9880

China - Guangzhou Tel: 86-20-8755-8029

China - Hangzhou Tel: 86-571-8792-8115

China - Hong Kong SAR Tel: 852-2943-5100

China - Nanjing Tel: 86-25-8473-2460

China - Qingdao Tel: 86-532-8502-7355

China - Shanghai Tel: 86-21-3326-8000

China - Shenyang Tel: 86-24-2334-2829

China - Shenzhen Tel: 86-755-8864-2200

China - Suzhou Tel: 86-186-6233-1526

China - Wuhan

Tel: 86-27-5980-5300 China - Xian

Tel: 86-29-8833-7252 China - Xiamen

Tel: 86-592-2388138 **China - Zhuhai** Tel: 86-756-3210040

ASIA/PACIFIC

India - Bangalore Tel: 91-80-3090-4444

India - New Delhi Tel: 91-11-4160-8631

India - Pune Tel: 91-20-4121-0141

Japan - Osaka Tel: 81-6-6152-7160

Japan - Tokyo

Tel: 81-3-6880- 3770 Korea - Daegu

Tel: 82-53-744-4301

Korea - Seoul Tel: 82-2-554-7200

Malaysia - Kuala Lumpur Tel: 60-3-7651-7906

Malaysia - Penang Tel: 60-4-227-8870

Philippines - Manila Tel: 63-2-634-9065

Singapore Tel: 65-6334-8870

Taiwan - Hsin Chu Tel: 886-3-577-8366

Taiwan - Kaohsiung Tel: 886-7-213-7830

Taiwan - Taipei Tel: 886-2-2508-8600

Thailand - Bangkok Tel: 66-2-694-1351

Vietnam - Ho Chi Minh Tel: 84-28-5448-2100

EUROPE

Austria - Wels Tel: 43-7242-2244-39 Fax: 43-7242-2244-393

Denmark - Copenhagen Tel: 45-4485-5910 Fax: 45-4485-2829

Finland - Espoo Tel: 358-9-4520-820

France - Paris
Tel: 33-1-69-53-63-20
Fax: 33-1-69-30-90-79

Germany - Garching Tel: 49-8931-9700

Germany - Haan Tel: 49-2129-3766400

Germany - Heilbronn Tel: 49-7131-72400

Germany - Karlsruhe Tel: 49-721-625370

Germany - Munich Tel: 49-89-627-144-0 Fax: 49-89-627-144-44

Germany - Rosenheim Tel: 49-8031-354-560

Israel - Ra'anana Tel: 972-9-744-7705

Italy - Milan Tel: 39-0331-742611 Fax: 39-0331-466781

Italy - Padova Tel: 39-049-7625286

Netherlands - Drunen Tel: 31-416-690399 Fax: 31-416-690340

Norway - Trondheim Tel: 47-7288-4388

Poland - Warsaw Tel: 48-22-3325737

Romania - Bucharest Tel: 40-21-407-87-50

Spain - Madrid Tel: 34-91-708-08-90 Fax: 34-91-708-08-91

Sweden - Gothenberg Tel: 46-31-704-60-40

Sweden - Stockholm Tel: 46-8-5090-4654

UK - Wokingham Tel: 44-118-921-5800 Fax: 44-118-921-5820

Downloaded from Arrow.com.