


## Low voltage high bandwidth quad SPDT switch



### Maturity status link

[STG5592](#)

### Device summary

<b>Order code</b>	STG5592QTR
<b>Package</b>	QFN16L (2.6 x 1.8 mm)
<b>Packing</b>	Tape and reel

### Features

- Wide operating voltage range:
  - $V_{CC} \text{ (opr)} = 1.65 \text{ V to } 5.5 \text{ V}$  single supply
- Low on-resistance:
  - $R_{on(\text{peak})} = 2.75 \Omega$  ( $T_A = 25 \text{ }^\circ\text{C}$ ) at  $V_{CC} = 5 \text{ V}$
- 1.8 V logic compatible
- Fail-safe logic
- Low power dissipation:
  - $I_{CC} = 0.1 \mu\text{A}$  at  $T_A = 25 \text{ }^\circ\text{C}$
  - $I_{CC} = 25 \mu\text{A}$  at  $T_A = 125 \text{ }^\circ\text{C}$
- Typical bandwidth (-3 dB) at 500 MHz on all channels
- -40 °C to +125 °C operating temperature
- USB (2.0) high speed (480 Mbps) signal switching compliant

### Description

The circuit is a high-speed CMOS low voltage quad analog SPDT (single pole dual throw) switch or 2:1 multiplexer/demultiplexer switch developed with silicon gate CMOS technology. It is designed to operate from 1.65 V to 5.5 V, making this device ideal for portable applications.

The nSEL inputs are provided to control the switch. The switch S1 is ON (connected to common port Dn) when the nSEL input is held high, and OFF (a high impedance state exists between the two ports) when SEL is held low. The switch S2 is ON (connected to common port D) when the nSEL input is held low, and OFF (a high impedance state exists between the two ports) when nSEL is held high. Additional key features include: fast switching speed, break-before-make delay time, and ultra-low power consumption. All inputs and outputs are equipped with protection circuits against static discharge, giving them ESD immunity.

# 1 Pin configuration

Figure 1. Pin connection (top through view)




Table 1. Pin description

Pin	Symbol	Name and function
15, 1	1S1, 1S2	Independent channels
4, 6	2S1, 2S2	
7, 9	3S1, 3S2	
12, 14	4S1, 4S2	
16, 5, 8, 13	D1, D2, D3, D4	Common channels
3, 10	1-2SEL, 3-4SEL	Control
2	V <sub>CC</sub>	Positive supply voltage
11	GND	Ground (0 V)

Note: The exposed pad must be soldered to a floating plane. Do not connect to power or ground.

## 2 Logic diagram

Figure 2. Input equivalent circuit




Table 2. Truth table

SEL	SWITCH S1	SWITCH S2
H	ON	OFF <sup>(1)</sup>
L	OFF <sup>(1)</sup>	ON

1. High impedance.

### 3 Maximum ratings

Stressing the device above the ratings listed in the absolute maximum ratings table may cause permanent damage to the device. These are stress ratings only and operation of the device at these or any other conditions above those indicated in the operating sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

**Table 3. Absolute maximum ratings**

Symbol	Parameter	Value	Unit
$V_{CC}$	Supply voltage	-0.5 to +7	V
$V_I$	DC input voltage	-0.5 to $V_{CC} + 0.5$	V
$V_{IC}$	DC control input voltage	-0.5 to +7	V
$V_O$	DC output voltage	-0.5 to $V_{CC} + 0.5$	V
$I_{IKC}$	DC input diode current on control pin ( $V_{SEL} < 0$ V)	-50	mA
$I_{IK}$	DC input diode current (S pins)	±50	mA
$I_{OK}$	DC output diode current (D pins)	±20	mA
$I_O$	DC output current	±128	mA
$I_{OP}$	DC output current peak (pulse at 1 ms, 10% duty cycle)	±300	mA
$I_{CC}$ or $I_{GND}$	DC $V_{CC}$ or ground current	±100	mA
$P_D$	Power dissipation at $T_A = 70$ °C <sup>(1)</sup>	1120	mW
$T_{stg}$	Storage temperature	-65 to +150	°C
$T_L$	Lead temperature (10 s)	300	°C
ESD	HBM: human body model <sup>(2)</sup>	2000	V
	CDM: charged device model <sup>(3)</sup>	1000	

1. Derate above 70 °C by 18.5 mW/C.
2. HBM test according to the standard ESDA/JEDEC JS-001-2017.
3. CDM test according to the standard ESDA/JEDEC JS-002-2022.

**Table 4. Recommended operating conditions**

Symbol	Parameter	Value	Unit
$V_{CC}$	Supply voltage	1.65 to 5.5	V
$V_I$	Input voltage	0 to $V_{CC}$	V
$V_{IC}$	Control input voltage	0 to 5.5	V
$V_O$	Output voltage	0 to $V_{CC}$	V
$T_{op}$	Operating temperature	-40 to +125	°C
dt/dv	Input rise and fall time control input	$V_{CC} = 1.65$ V to 2.7 V	0 to 20
		$V_{CC} = 3.0$ V to 5.5 V	0 to 10

## 4 Electrical characteristics

**Table 5. DC electrical characteristics for STG5592**

Symbol	Parameter	Test conditions		Value					Unit
		V <sub>CC</sub> (V)		T <sub>A</sub> = 25 °C			-40 to +125 °C <sup>(1)</sup>		
				Min.	Typ.	Max.	Min.	Max.	
V <sub>IH</sub>	High level input voltage	1.65 to 1.95		0.8	0.73		0.9		V
		2.3 to 2.5		0.9	0.79		1		
		2.7 to 3.0		1	0.87		1.05		
		3.3 to 3.6		1.05	0.95		1.1		
		4.3		1.15	1.02		1.2		
		5		1.25	1.07		1.3		
		5.5		1.3	1.11		1.35		
V <sub>IL</sub>	Low level input voltage	1.65 to 1.95			0.55	0.5		0.4	V
		2.3 to 2.5			0.67	0.6		0.5	
		2.7 to 3.0			0.71	0.65		0.55	
		3.3 to 3.6			0.76	0.7		0.6	
		4.3			0.87	0.8		0.75	
		5			0.93	0.9		0.8	
		5.5			0.98	0.95		0.85	
R <sub>PEAK</sub>	Switch-on peak resistance	1.8	V <sub>S</sub> = 0 V to V <sub>CC</sub> , I <sub>S</sub> = 8 mA		9	13		16	Ω
		2.7			4.5	6		8	
		3			4	5		7.5	
		3.7			3.5	4.5		6.5	
		4.3			3	4		6.0	
		5			2.75	3.5		5.5	
		5.5			2.5	3.5		5	
R <sub>ON</sub>	Switch-on resistance	3	V <sub>S</sub> = 3 V, I <sub>S</sub> = 8 mA		3.2	4			Ω
		3	V <sub>S</sub> = 0.8 V, I <sub>S</sub> = 8 mA		3.6	4.5			
ΔR <sub>ON</sub> (per channel)	ON-resistance match <sup>(2)</sup>	1.8 V to 5.5 V	V <sub>S</sub> @ R <sub>ON</sub> max., I <sub>S</sub> = 8 mA		0.13			0.2	Ω
ΔR <sub>ON</sub> (per switch)	ON-resistance match <sup>(3)</sup>	1.8 V to 5.5 V	V <sub>S</sub> @ R <sub>ON</sub> max., I <sub>S</sub> = 8 mA		0.21			0.3	Ω
R <sub>FLAT</sub>	ON-resistance flatness <sup>(4)</sup>	1.8	V <sub>S</sub> = 0 V to V <sub>CC</sub> , I <sub>S</sub> = 8 mA		4	7		10	Ω
		2.7			1	2		3	
		3			0.5	2		2.5	
		3.7			0.5	1.5		2	
		4.3			0.5	1.5		2	
		5			0.5	1.5		2	
		5.5			0.5	1.5		2	

Symbol	Parameter	Test conditions		Value					Unit
		V <sub>CC</sub> (V)		T <sub>A</sub> = 25 °C			-40 to +125 °C <sup>(1)</sup>		
				Min.	Typ.	Max.	Min.	Max.	
I <sub>OFF</sub>	OFF-state leakage current (SN)	5.5	V <sub>S</sub> = 0.3 V and V <sub>D</sub> = 5.2 V or V <sub>S</sub> = 5.2 V and V = 0.3 V			±20		±50	nA
I <sub>ON</sub>	ON-state leakage current (D)	5.5	V <sub>S</sub> = 0.3 V and V <sub>D</sub> = 5.2 V or V <sub>S</sub> = 5.2 V and V <sub>D</sub> = 0.3 V			±20		±50	nA
I <sub>SEL</sub>	SEL input leakage current	0 to 5.5	V <sub>SEL</sub> = 0 V to 5.5 V T <sub>max</sub> = 125 °C			±0.1		±15	μA
			V <sub>SEL</sub> = 0 V to 5.5 V T <sub>max</sub> = 85 °C					±2	μA
I <sub>CC</sub>	Quiescent supply current	1.65 to 5.5	V <sub>SEL</sub> = V <sub>CC</sub> or GND T <sub>max</sub> = 125 °C			±0.1		±25	μA
			V <sub>SEL</sub> = V <sub>CC</sub> or GND T <sub>max</sub> = 85 °C			±0.1		±3	μA
I <sub>CCLV</sub> <sup>(5)</sup>	Quiescent supply current low voltage driving	4.3	V <sub>1-2SEL</sub> or V <sub>3-4SEL</sub> = 1.65 V		±20	±25		±50	μA
			V <sub>1-2SEL</sub> or V <sub>3-4SEL</sub> = 1.80 V		±17	±22		±45	
			V <sub>1-2SEL</sub> or V <sub>3-4SEL</sub> = 2.60 V		±6	±11		±40	
I <sub>CCLV</sub> <sup>(5)</sup>	Quiescent supply current low voltage driving	5.5	V <sub>1-2SEL</sub> or V <sub>3-4SEL</sub> = 1.65 V		±46	±55		±70	μA
			V <sub>1-2SEL</sub> or V <sub>3-4SEL</sub> = 1.80 V		±42	±50		±65	
			V <sub>1-2SEL</sub> or V <sub>3-4SEL</sub> = 2.60 V		±25	±30		±50	

1. Unless otherwise specified.
2.  $\Delta R_{ON}$  (per channel) = max. |mS1-mS2|, where m = 1..4.
3.  $\Delta R_{ON}$  (per switch) = max. |mSN-nSN|, where m = 1..4 and n = 1..4, N = 1..2.
4. Flatness is defined as the difference between the maximum and minimum value of on-resistance as measured over the specified analog signal ranges.
5. One of the two selection pins is connected to GND.

**Table 6. Analog switch characteristics for STG5592 ( $C_L = 5 \text{ pF}$ ,  $R_L = 50 \text{ }\Omega$ )**

Symbol	Parameter	Test conditions		Value					Unit
		$V_{CC}$ (V)		$T_A = 25 \text{ }^\circ\text{C}$			$-40 \text{ to } +125 \text{ }^\circ\text{C}$		
				Min.	Typ.	Max.	Min.	Max.	
$t_{PLH}$ , $t_{PHL}$	Propagation delay	1.65 to 1.95			0.3				ns
		2.3 to 2.7			0.3				
		3.0 to 3.3			0.25				
		3.6 to 4.3			0.25				
		5 to 5.5			0.25				
$t_{ON}$	Turn-on time	1.65 to 1.95	$V_S = 0.8 \text{ V}$		20	35		40	ns
		2.3 to 2.7	$V_S = 1.5 \text{ V}$		11	20		25	
		3.0 to 3.3			8	15		20	
		3.6 to 4.3			7	11		15	
		5 to 5.5			5	10		13	
$t_{OFF}$	Turn-off time	1.65 to 1.95	$V_S = 0.8 \text{ V}$		8	20		22	ns
		2.3 to 2.7	$V_S = 1.5 \text{ V}$		6	15		17	
		3.0 to 3.3			6	10		12	
		3.6 to 4.3			6	10		12	
		5 to 5.5			6	10		12	
$t_D$	Break-before-make time delay	1.65 to 1.95	$C_L = 35 \text{ pF}$ , $R_L = 50 \text{ }\Omega$ , $V_S = 1.5 \text{ V}$		5	11		2	ns
		2.3 to 2.7			3	6		1	
		3.0 to 3.3			2	4		1	
		3.6 to 4.3			1	2		0.5	
		5 to 5.5			1	1.5		0.5	
Q	Charge injection	1.65	$C_L = 100 \text{ pF}$		2.7				pC
		2.3			4.3				
		3			5.6				
		4.3			7.7				
		5.5			9.7				
OIRR	Off isolation <sup>(1)</sup>	1.65 to 5.5	$V_S = 1 \text{ V}_{DC}$ , $f = 1 \text{ MHz}$ , signal = 0 dBm		-74			dB	
			$V_S = 1 \text{ V}_{DC}$ , $f = 10 \text{ MHz}$ , signal = 0 dBm		-54				
$X_{talk}$	Crosstalk	1.65 to 5.5	$V_S = 1 \text{ V}_{DC}$ , $f = 1 \text{ MHz}$ , signal = 0 dBm		-75			dB	
			$V_S = 1 \text{ V}_{DC}$ , $f = 10 \text{ MHz}$ , signal = 0 dBm		-55				
$B_W$	-3 dB bandwidth	1.65 to 5.5 Typ 4.3 V	$R_L = 50 \text{ }\Omega$ , signal = 0 dBm	350	450	600	335	MHz	
$D_G$	Differential gain	3.0 to 5.5	$R_L = 150 \text{ }\Omega$		0.64			%	
$D_P$	Differential phase	3.0 to 5.5	$R_L = 150 \text{ }\Omega$		0.1			deg	





Symbol	Parameter	Test conditions		Value					Unit
		V <sub>CC</sub> (V)		T <sub>A</sub> = 25 °C			-40 to +125 °C		
				Min.	Typ.	Max.	Min.	Max.	
C <sub>IN</sub>	Control pin input capacitance	3.3	V <sub>S</sub> = 40 mV <sub>PP</sub>		3				pF
C <sub>ON</sub>	Sn port capacitance when the switch is enabled	3.3			12				pF
C <sub>OFF</sub>	Sn port capacitance when the switch is disabled	3.3			5				pF







1. Off isolation =  $20 \text{ Log}_{10} (V_D/V_S)$ , V<sub>D</sub> = output. V<sub>S</sub> = input to off switch.

**Table 7. USB related AC electrical characteristics for STG5592**

Symbol	Parameter	Test conditions		Value					Unit
		V <sub>CC</sub> (V)		T <sub>A</sub> = +25 °C			-40 to +125 °C		
				Min.	Typ.	Max.	Min.	Max.	
t <sub>SK(0)</sub>	Channel-to-channel skew	3.0 to 3.6	C <sub>L</sub> = 10 pF		26				ps
t <sub>SK(P)</sub>	Skew of opposite transition of the same output	3.0 to 3.6	C <sub>L</sub> = 10 pF		60				ps
T <sub>J</sub>	Total jitter	3.0 to 3.6	R <sub>L</sub> = 50 Ω, C <sub>L</sub> = 10 pF, t <sub>R</sub> = t <sub>F</sub> = 750 ps at 480 Mbps		130				ps

## 5 Electrical characteristics curves of STG5592

**Figure 3. ON resistance vs. S or D voltage for various power supply voltages**

**Figure 4. ON resistance peak vs. power supply voltage**

**Figure 5. ON resistance vs. S or D for  $V_{CC} = 1.8\text{V}$** 

**Figure 6. ON resistance vs. S or D for  $V_{CC} = 2.7\text{V}$** 


**Figure 7. ON resistance vs. S or D for  $V_{CC} = 3\text{ V}$** 

**Figure 8. ON resistance vs. S or D for  $V_{CC} = 3.7\text{ V}$** 

**Figure 9. ON resistance vs. S or D for  $V_{CC} = 4.3\text{ V}$** 

**Figure 10. ON resistance vs. S or D for  $V_{CC} = 5\text{ V}$** 

**Figure 11. ON resistance vs. S or D for  $V_{CC} = 5.5\text{ V}$** 

**Figure 12.  $I_{CC}$  vs. logic voltage at  $25^\circ\text{ C}$** 








**Figure 13.  $I_{CC}$  vs. logic voltage at 85 °C**

**Figure 14.  $I_{CC}$  vs. logic voltage at 125 °C**

**Figure 15.  $I_{CC}$  vs. logic voltage at -40 °C**

**Figure 16. Leakage current at 25 °C**

**Figure 17. Leakage current at 125 °C**

**Figure 18. Leakage current at -40 °C**


Figure 19.  $t_{ONS1}(SEL)$  vs. temperature




Figure 20.  $t_{ONS2}(SEL)$  vs. temperature




Figure 21.  $t_{OFFS1}(SEL)$  vs. temperature




Figure 22.  $t_{OFFS2}(SEL)$  vs. temperature




Figure 23. Bandwidth




Figure 24. Off isolation





Figure 25. Crosstalk



## 6 Test circuits







**Figure 26. SEL input threshold voltage test circuit**

**Figure 27. SEL input threshold**

**Figure 28. SEL input leakage current test circuit**

**Figure 29. ON resistance, flatness, and mismatch test circuit**

**Figure 30. OFF & ON leakage current test circuit**

**Figure 31. Propagation delay test circuit**


Figure 32. Propagation delay timing




Figure 33. Turn ON time, turn OFF time, and skew on SEL pin




Figure 34. Turn ON time and turn OFF time on SEL pin timing




Figure 35. Charge injection test circuit




Figure 36. Charge injection timing











Figure 37. Break-before-make test circuit



50 Ω termination on generator for impedance matching

**Figure 38. Break-before-make timing**

**Figure 39. Off isolation test circuit**

**Figure 40. Bandwidth test circuit**

**Figure 41. Crosstalk test circuit**

**Figure 42. C<sub>SON</sub> test circuit**

**Figure 43. C<sub>SOFF</sub> test circuit**


## 7 Package information

In order to meet environmental requirements, ST offers these devices in different grades of **ECOPACK** packages, depending on their level of environmental compliance. ECOPACK specifications, grade definitions and product status are available at: [www.st.com](http://www.st.com). ECOPACK is an ST trademark.

### 7.1 QFN16L (2.6x1.8 mm) package information

Figure 44. QFN16L (2.6x1.8 mm) package outline





Table 8. QFN16L (2.6x1.8 mm) package mechanical data

Symbol	mm		
	Min.	Typ.	Max.
A	0.45	0.5	0.55
A1	0	0.02	0.05
A3		0.127	
b	0.15	0.2	0.25
D	2.55	2.6	2.65
D2	1.45	1.5	1.55
E	1.75	1.8	1.85
E2	0.65	0.7	0.75
e		0.4	
L	0.25	0.3	0.35

Note: VFQFPN - Standard for thermally enhanced very fine pitch quad flat package no leads. The leads size is comprehensive of the thickness of the leads finishing material. Dimensions do not include mold protrusion. Package outline exclusive of metal burrs dimensions. Shipping media tape and reel units: 3000.

Figure 45. QFN16L (2.6x1.8 mm) recommended footprint



## 7.2 QFN16L (2.6x1.8 mm) packing information

Figure 46. QFN16L (2.6x1.8 mm) carrier tape





Figure 47. QFN16L (2.6x1.8 mm) reel

- 10 SPROCKET HOLE PITCH CUMULATIVE TOLERANCE ±0.20



## 8 Ordering information

**Table 9. Order code**

Order code	Temperature range	Package	Marking
STG5592	-40 °C to 125 °C	QFN16L	592

## Revision history

Table 10. Document revision history

Date	Revision	Changes
06-Feb-2024	1	Initial release.

## Contents

<b>1</b>	<b>Pin configuration</b> .....	<b>2</b>
<b>2</b>	<b>Logic diagram</b> .....	<b>3</b>
<b>3</b>	<b>Maximum ratings</b> .....	<b>4</b>
<b>4</b>	<b>Electrical characteristics</b> .....	<b>5</b>
<b>5</b>	<b>Electrical characteristics curves of STG5592</b> .....	<b>9</b>
<b>6</b>	<b>Test circuits</b> .....	<b>14</b>
<b>7</b>	<b>Package information</b> .....	<b>17</b>
<b>7.1</b>	<b>QFN16L (2.6x1.8 mm) package information</b> .....	<b>17</b>
<b>7.2</b>	<b>QFN16L (2.6x1.8 mm) packing information</b> .....	<b>19</b>
<b>8</b>	<b>Ordering information</b> .....	<b>20</b>
	<b>Revision history</b> .....	<b>21</b>

## List of tables

<b>Table 1.</b>	Pin description . . . . .	2
<b>Table 2.</b>	Truth table . . . . .	3
<b>Table 3.</b>	Absolute maximum ratings . . . . .	4
<b>Table 4.</b>	Recommended operating conditions . . . . .	4
<b>Table 5.</b>	DC electrical characteristics for STG5592 . . . . .	5
<b>Table 6.</b>	Analog switch characteristics for STG5592 ( $C_L = 5 \text{ pF}$ , $R_L = 50 \Omega$ ) . . . . .	7
<b>Table 7.</b>	USB related AC electrical characteristics for STG5592 . . . . .	8
<b>Table 8.</b>	QFN16L (2.6x1.8 mm) package mechanical data . . . . .	18
<b>Table 9.</b>	Order code . . . . .	20
<b>Table 10.</b>	Document revision history . . . . .	21

## List of figures

<b>Figure 1.</b>	Pin connection (top through view) . . . . .	2
<b>Figure 2.</b>	Input equivalent circuit . . . . .	3
<b>Figure 3.</b>	ON resistance vs. S or D voltage for various power supply voltages . . . . .	9
<b>Figure 4.</b>	ON resistance peak vs. power supply voltage . . . . .	9
<b>Figure 5.</b>	ON resistance vs. S or D for $V_{CC} = 1.8\text{ V}$ . . . . .	9
<b>Figure 6.</b>	ON resistance vs. S or D for $V_{CC} = 2.7\text{ V}$ . . . . .	9
<b>Figure 7.</b>	ON resistance vs. S or D for $V_{CC} = 3\text{ V}$ . . . . .	10
<b>Figure 8.</b>	ON resistance vs. S or D for $V_{CC} = 3.7\text{ V}$ . . . . .	10
<b>Figure 9.</b>	ON resistance vs. S or D for $V_{CC} = 4.3\text{ V}$ . . . . .	10
<b>Figure 10.</b>	ON resistance vs. S or D for $V_{CC} = 5\text{ V}$ . . . . .	10
<b>Figure 11.</b>	ON resistance vs. S or D for $V_{CC} = 5.5\text{ V}$ . . . . .	10
<b>Figure 12.</b>	$I_{CC}$ vs. logic voltage at $25\text{ }^{\circ}\text{C}$ . . . . .	10
<b>Figure 13.</b>	$I_{CC}$ vs. logic voltage at $85\text{ }^{\circ}\text{C}$ . . . . .	11
<b>Figure 14.</b>	$I_{CC}$ vs. logic voltage at $125\text{ }^{\circ}\text{C}$ . . . . .	11
<b>Figure 15.</b>	$I_{CC}$ vs. logic voltage at $-40\text{ }^{\circ}\text{C}$ . . . . .	11
<b>Figure 16.</b>	Leakage current at $25\text{ }^{\circ}\text{C}$ . . . . .	11
<b>Figure 17.</b>	Leakage current at $125\text{ }^{\circ}\text{C}$ . . . . .	11
<b>Figure 18.</b>	Leakage current at $-40\text{ }^{\circ}\text{C}$ . . . . .	11
<b>Figure 19.</b>	$T_{ONS1}(\text{SEL})$ vs. temperature . . . . .	12
<b>Figure 20.</b>	$T_{ONS2}(\text{SEL})$ vs. temperature . . . . .	12
<b>Figure 21.</b>	$T_{OFFS1}(\text{SEL})$ vs. temperature . . . . .	12
<b>Figure 22.</b>	$T_{OFFS2}(\text{SEL})$ vs. temperature . . . . .	12
<b>Figure 23.</b>	Bandwidth . . . . .	12
<b>Figure 24.</b>	Off isolation . . . . .	12
<b>Figure 25.</b>	Crosstalk . . . . .	13
<b>Figure 26.</b>	SEL input threshold voltage test circuit . . . . .	14
<b>Figure 27.</b>	SEL input threshold . . . . .	14
<b>Figure 28.</b>	SEL input leakage current test circuit . . . . .	14
<b>Figure 29.</b>	ON resistance, flatness, and mismatch test circuit . . . . .	14
<b>Figure 30.</b>	OFF & ON leakage current test circuit . . . . .	14
<b>Figure 31.</b>	Propagation delay test circuit . . . . .	14
<b>Figure 32.</b>	Propagation delay timing . . . . .	15
<b>Figure 33.</b>	Turn ON time, turn OFF time, and skew on SEL pin . . . . .	15
<b>Figure 34.</b>	Turn ON time and turn OFF time on SEL pin timing . . . . .	15
<b>Figure 35.</b>	Charge injection test circuit . . . . .	15
<b>Figure 36.</b>	Charge injection timing . . . . .	15
<b>Figure 37.</b>	Break-before-make test circuit . . . . .	15
<b>Figure 38.</b>	Break-before-make timing . . . . .	16
<b>Figure 39.</b>	Off isolation test circuit . . . . .	16
<b>Figure 40.</b>	Bandwidth test circuit . . . . .	16
<b>Figure 41.</b>	Crosstalk test circuit . . . . .	16
<b>Figure 42.</b>	$C_{SON}$ test circuit . . . . .	16
<b>Figure 43.</b>	$C_{SOFF}$ test circuit . . . . .	16
<b>Figure 44.</b>	QFN16L (2.6x1.8 mm) package outline . . . . .	17
<b>Figure 45.</b>	QFN16L (2.6x1.8 mm) recommended footprint . . . . .	18
<b>Figure 46.</b>	QFN16L (2.6x1.8 mm) carrier tape . . . . .	19
<b>Figure 47.</b>	QFN16L (2.6x1.8 mm) reel . . . . .	19

**IMPORTANT NOTICE – READ CAREFULLY**

STMicroelectronics NV and its subsidiaries (“ST”) reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST’s terms and conditions of sale in place at the time of order acknowledgment.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of purchasers’ products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. For additional information about ST trademarks, refer to [www.st.com/trademarks](http://www.st.com/trademarks). All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2024 STMicroelectronics – All rights reserved