

# Octal D-Type Flip-Flop with 3-State Output

# MC74VHC374, MC74VHCT374A

The MC74VHC374/MC74VHCT374A is an advanced high speed CMOS octal flip-flop with 3-state output fabricated with silicon gate CMOS technology. The device achieves high speed operation similar to equivalent Bipolar Schottky TTL while maintaining CMOS low power dissipation.

The 8-bit D-type flip-flop is controlled by a clock input and an output enable input. When the output enable input is high, the eight outputs are in a high impedance state.

The MC74VHC374 inputs are compatible with standard CMOS levels while the MC74VHCT374A inputs are compatible with TTL levels. The MC74VHCT374A can be used as a level converter for interfacing 3.3 V to 5.0 V, because it has full 5.0 V CMOS level output swings.

The internal circuit is composed of three stages, including a buffer output which provides high noise immunity and stable output. The MC74VHC374 and MC74VHCT374A input structures tolerate voltages up to 5.5 V, allowing the interface of 5 V systems to 3 V systems.

The MC74VHCT374A output structures provide protection when  $V_{CC}$  = 0 V. These output structures help prevent device destruction caused by supply voltage – input/output voltage mismatch, battery backup, hot insertion, etc.

#### **Features**

- High Speed:  $f_{max} = 185 \text{ MHz (Typ)}$  at  $V_{CC} = 5.0 \text{ V}$ 
  - $f_{max}$  = 140 MHz (Typ) at  $V_{CC}$  = 5.0 V
- Low Power Dissipation:  $I_{CC} = 4.0 \,\mu\text{A}$  (Max) at  $T_{A} = 25^{\circ}\text{C}$
- High Noise Immunity:  $V_{NIH} = V_{NIL} = 28\%$
- Power Down Protection Provided
- Balanced Propagation Delays
- Designed for: 2.0 V to 5.5 V (VHC)

4.5 V to 5.5 V (VHCT)

• Low Noise:  $V_{OLP} = 0.9 \text{ V (Max) (VHC)}$ 

 $V_{OLP} = 1.1 \text{ V (Max) (VHCT)}$ 

- Pin and Function Compatible with Other Standard Logic Families
- Latchup Performance Exceeds 100 mA
- ESD Performance: Human Body Model > 2000 V;
- Chip Complexity: 276 FETs or 69 Equivalent Gates
- These Devices are Pb-Free, Halogen Free and are RoHS Compliant





SOIC-20 DW SUFFIX CASE 751D



TSSOP-20 DT SUFFIX CASE 948E

#### **MARKING DIAGRAMS**





A = Assembly Location

WL, L = Wafer Lot
YY, Y = Year
WW, W = Work Week
G or = Pb-Free Package

(Note: Microdot may be in either location)

#### **PIN ASSIGNMENT**

OE [	1●	20	] V <sub>CC</sub>
Q0 [	2	19	] Q7
D0 [	3	18	] D7
D1 [	4	17	] D6
Q1 [	5	16	] Q6
Q2 [	6	15	] Q5
D2 [	7	14	] D5
D3 [	8	13	] D4
Q3 [	9	12	] Q4
GND [	10	11	СР

#### **FUNCTION TABLE**

	INPUTS		OUTPUT
OE	СР	D	Q
L L H	, H'X	H L X	H L No Change Z

#### **ORDERING INFORMATION**

See detailed ordering and shipping information on page 9 of this data sheet.




Figure 1. Logic Diagram

#### **MAXIMUM RATINGS**

Symbol	Parameter		Value	Unit
V <sub>CC</sub>	DC Supply Voltage		-0.5 to +6.5	V
V <sub>IN</sub>	DC Input Voltage		-0.5 to +6.5	V
V <sub>OUT</sub>	DC Output Voltage (MC74VHC)		-0.5 to V <sub>CC</sub> + 0.5	V
	Trist	High or Low State) ate Mode (Note 1) Mode (V <sub>CC</sub> = 0 V)	-0.5 to V <sub>CC</sub> + 0.5 -0.5 to +6.5 -0.5 to +6.5	
I <sub>IN</sub>	DC Input Current, per Pin		±20	mA
I <sub>OUT</sub>	DC Output Current, Per Pin		±25	mA
I <sub>CC</sub>	DC Supply Current, V <sub>CC</sub> and GND Pins		±75	mA
I <sub>IK</sub>	Input Clamp Current		-20	mA
Іок	Output Clamp Current	MC74VHC374 MC74VHCT374A	±20 -20	mA
T <sub>STG</sub>	Storage Temperature Range		-65 to +150	°C
T <sub>L</sub>	Lead Temperature, 1 mm from Case for 10 secs		260	°C
TJ	Junction Temperature Under Bias		+150	°C
$ heta_{JA}$	Thermal Resistance (Note 2)	SOIC-20W TSSOP-20	96 150	°C/W
P <sub>D</sub>	Power Dissipation in Still Air at 25°C	SOIC-20W TSSOP-20	1302 833	mW
MSL	Moisture Sensitivity	SOIC-20W II Other Packages	Level 3 Level 1	-
F <sub>R</sub>	Flammability Rating Oxyg	en Index: 28 to 34	UL 94 V-0 @ 0.374 in	-
V <sub>ESD</sub>	, ,	uman Body Model ged Device Model	2000 N/A	V
I <sub>LATCHUP</sub>	Latchup Performance (Note 4)		±100	mA

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

- 1. Applicable to devices with outputs that may be tri-stated.
- Measured with minimum pad spacing on an FR4 board, using 76 mm-by-114 mm, 2-ounce copper trace no air flow per JESD51-7.
   HBM tested to EIA / JESD22-A114-A. CDM tested to JESD22-C101-A. JEDEC recommends that ESD qualification to EIA/JESD22-A115A (Machine Model) be discontinued.

4. Tested to EIA/JESD78 Class II.

#### RECOMMENDED OPERATING CONDITIONS

Symbol	P	Min	Max	Unit	
MC74VHC				•	
V <sub>CC</sub>	DC Supply Voltage		2.0	5.5	V
V <sub>IN</sub>	DC Input Voltage (Note 5)		0	5.5	V
V <sub>OUT</sub>	DC Output Voltage (Note 5)		0	V <sub>CC</sub>	V
T <sub>A</sub>	Operating Temperature		-40	+85	°C
t <sub>r</sub> , t <sub>f</sub>	Input Rise or Fall Rate	V <sub>CC</sub> = 3.0 V to 3.6 V V <sub>CC</sub> = 4.5 V to 5.5 V	0 0	100 20	ns/V
MC74VHC	T			•	
V <sub>CC</sub>	DC Supply Voltage		4.5	5.5	V
V <sub>IN</sub>	DC Input Voltage (Note 5)		0	5.5	V
V <sub>OUT</sub>	DC Output Voltage (Note 5)	Active Mode (High or Low State)  Tristate Mode  Power-Off Mode ( $V_{CC} = 0 V$ )	0 0 0	V <sub>CC</sub> 5.5 5.5	V
T <sub>A</sub>	Operating Temperature		-40	+85	°C
t <sub>r</sub> , t <sub>f</sub>	Input Rise or Fall Rate	V <sub>CC</sub> = 4.5 V to 5.5 V	0	20	ns/V

Functional operation above the stresses listed in the Recommended Operating Ranges is not implied. Extended exposure to stresses beyond the Recommended Operating Ranges limits may affect device reliability.

# DC ELECTRICAL CHARACTERISTICS (MC74VHC374)

			v <sub>cc</sub>		T <sub>A</sub> = 25°C	,	$T_A = -40$	0 to 85°C	
Symbol	Parameter	Test Conditions	v	Min	Тур	Max	Min	Max	Unit
V <sub>IH</sub>	Minimum High-Level Input Voltage		2.0 3.0 to 5.5	1.50 V <sub>CC</sub> x 0.7			1.50 V <sub>CC</sub> x 0.7		V
V <sub>IL</sub>	Maximum Low-Level Input Voltage		2.0 3.0 to 5.5			0.50 V <sub>CC</sub> x 0.3		0.50 V <sub>CC</sub> x 0.3	V
V <sub>OH</sub>	Minimum High-Level Output Voltage	$V_{in} = V_{IH} \text{ or } V_{IL}$ $I_{OH} = -50  \mu\text{A}$	2.0 3.0 4.5	1.9 2.9 4.4	2.0 3.0 4.5		1.9 2.9 4.4		V
		$V_{in} = V_{IH} \text{ or } V_{IL} \\ I_{OH} = - \text{ 4 mA} \\ I_{OH} = - \text{ 8 mA}$	3.0 4.5	2.58 3.94			2.48 3.80		
V <sub>OL</sub>	Maximum Low-Level Output Voltage	$V_{in} = V_{IH} \text{ or } V_{IL}$ $I_{OL} = 50 \mu A$	2.0 3.0 4.5		0.0 0.0 0.0	0.1 0.1 0.1		0.1 0.1 0.1	V
		$V_{in} = V_{IH} \text{ or } V_{IL}$ $I_{OL} = 4 \text{ mA}$ $I_{OL} = 8 \text{ mA}$	3.0 4.5			0.36 0.36		0.44 0.44	
l <sub>in</sub>	Maximum Input Leakage Current	V <sub>in</sub> = 5.5 V or GND	0 to 5.5			±0.1		±1.0	μΑ
I <sub>OZ</sub>	Maximum Three-State Leakage Current	V <sub>in</sub> = V <sub>IL</sub> or V <sub>IH</sub> V <sub>out</sub> = V <sub>CC</sub> or GND	5.5			±0.25		±2.5	μΑ
I <sub>CC</sub>	Maximum Quiescent Supply Current	V <sub>in</sub> = V <sub>CC</sub> or GND	5.5			4.0		40.0	μΑ

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

<sup>5.</sup> Unused inputs must always be tied to an appropriate logic voltage level (e.g., either GND or V<sub>CC</sub>). Unused outputs must be left open.

# AC ELECTRICAL CHARACTERISTICS (MC74VHC374)

				T <sub>A</sub> = 25°C		T <sub>A</sub> = - 40	0 to 85°C	
Symbol	Parameter	Test Conditions	Min	Тур	Max	Min	Max	Unit
f <sub>max</sub>	Maximum Clock Frequency (50% Duty Cycle)	$V_{CC} = 3.3 \pm 0.3 \text{ V}  \begin{array}{c} C_L = 15 \text{ pF} \\ C_L = 50 \text{ pF} \end{array}$		130 85		70 50		ns
		$V_{CC} = 5.0 \pm 0.5 \text{ V}$ $C_L = 15 \text{ pF}$ $C_L = 50 \text{ pF}$		185 120		110 75		
t <sub>PLH</sub> , t <sub>PHL</sub>	Maximum Propagation Delay, CP to Q	$V_{CC} = 3.3 \pm 0.3 \text{ V}  \begin{array}{c} C_L = 15 \text{ pF} \\ C_L = 50 \text{ pF} \end{array}$		8.1 10.6	12.7 16.2	1.0 1.0	15.0 18.5	ns
		$V_{CC} = 5.0 \pm 0.5 \text{ V}$ $C_L = 15 \text{ pF}$ $C_L = 50 \text{ pF}$		5.4 6.9	8.1 10.1	1.0 1.0	9.5 11.5	
t <sub>PZL</sub> , t <sub>PZH</sub>	Output Enable Time, OE to Q	$V_{CC} = 3.3 \pm 0.3 \text{ V}  \begin{array}{c} C_L = 15 \text{ pF} \\ C_L = 50 \text{ pF} \end{array}$		7.1 9.6	11.0 14.5	1.0 1.0	13.0 16.5	ns
		$V_{CC} = 5.0 \pm 0.5 \text{ V}$ $C_L = 15 \text{ pF}$ $C_L = 50 \text{ pF}$		5.1 6.6	7.6 9.6	1.0 1.0	9.0 11.0	
t <sub>PLZ</sub> ,	Output Disable Time,	$V_{CC} = 3.3 \pm 0.3 \text{ V}$ $C_L = 50 \text{ pF}$		10.2	14.0	1.0	16.0	ns
t <sub>PHZ</sub>	ŌĒ to Q	$V_{CC} = 5.0 \pm 0.5 \text{ V}$ $C_L = 50 \text{ pF}$		6.1	8.8	1.0	10.0	
t <sub>OSLH</sub> , t <sub>OSHL</sub>	Output to Output Skew	$V_{CC} = 3.3 \pm 0.3 \text{ V}$ $C_L = 50 \text{ pF}$ (Note 6)			1.5		1.5	ns
		$V_{CC} = 5.0 \pm 0.5 \text{ V}$ $C_L = 50 \text{ pF}$ (Note 6)			1.0		1.0	ns
C <sub>in</sub>	Maximum Input Capacitance			4	10		10	pF
C <sub>out</sub>	Maximum Three-State Output Capacitance (Output in High-Impedance State)			6				pF

		Typical @ 25°C, V <sub>CC</sub> = 5.0 V	
$C_{PD}$	Power Dissipation Capacitance (Note 7)	32	pF

<sup>6.</sup> Parameter guaranteed by design. t<sub>OSLH</sub> = |t<sub>PLHm</sub> − t<sub>PLHn</sub>|, t<sub>OSHL</sub> = |t<sub>PHLm</sub> − t<sub>PHLn</sub>|.

7. C<sub>PD</sub> is defined as the value of the internal equivalent capacitance which is calculated from the operating current consumption without load. Average operating current can be obtained by the equation: I<sub>CC(OPR)</sub> = C<sub>PD</sub> • V<sub>CC</sub> • f<sub>in</sub> + I<sub>CC</sub>/8 (per flip-flop). C<sub>PD</sub> is used to determine the no–load dynamic power consumption; P<sub>D</sub> = C<sub>PD</sub> • V<sub>CC</sub><sup>2</sup> • f<sub>in</sub> + I<sub>CC</sub> • V<sub>CC</sub>.

# NOISE CHARACTERISTICS (MC74VHC374) ( $C_L = 50 \text{ pF}, V_{CC} = 5.0 \text{ V}$ )

		T <sub>A</sub> = 25°C		
Symbol	Parameter	Тур	Max	Unit
V <sub>OLP</sub>	Quiet Output Maximum Dynamic V <sub>OL</sub>	0.6	0.9	V
V <sub>OLV</sub>	Quiet Output Minimum Dynamic V <sub>OL</sub>	-0.6	-0.9	V
$V_{IHD}$	Minimum High Level Dynamic Input Voltage		3.5	V
$V_{ILD}$	Maximum Low Level Dynamic Input Voltage		1.5	V

# TIMING REQUIREMENTS (MC74VHC374)

			T <sub>A</sub> = 25°C		T <sub>A</sub> = - 40 to 85°C	
Symbol	Parameter	Test Conditions	Тур	Limit	Limit	Unit
t <sub>w</sub>	Minimum Pulse Width, CP	$V_{CC} = 3.3 \pm 0.3 \text{ V}$ $V_{CC} = 5.0 \pm 0.5 \text{ V}$		5.0 5.0	5.5 5.0	ns
t <sub>su</sub>	Minimum Setup Time, D to CP	$V_{CC} = 3.3 \pm 0.3 \text{ V}$ $V_{CC} = 5.0 \pm 0.5 \text{ V}$		4.5 3.0	4.5 3.0	ns
t <sub>h</sub>	Minimum Hold Time, D to CP	$V_{CC} = 3.3 \pm 0.3 \text{ V}$ $V_{CC} = 5.0 \pm 0.5 \text{ V}$		2.0 2.0	2.0 2.0	ns
t <sub>r</sub> , t <sub>f</sub>	Maximum Input Rise and Fall Times	$V_{CC} = 3.3 \pm 0.3 \text{ V}$ $V_{CC} = 5.0 \pm 0.5 \text{ V}$				ns

# DC ELECTRICAL CHARACTERISTICS (MC74VHCT374A)

			V <sub>CC</sub>		T <sub>A</sub> = 25	°C	$T_A = -40$	) to 85°C	
Symbol	Parameter	Test Conditions	v	Min	Тур	Max	Min	Max	Unit
V <sub>IH</sub>	Minimum High-Level Input Voltage		4.5 to 5.5	2.0			2.0		V
V <sub>IL</sub>	Maximum Low-Level Input Voltage		4.5 to 5.5			0.8		0.8	V
V <sub>OH</sub>	Minimum High-Level Output	I <sub>OH</sub> = -50 μA	4.5	4.4	4.5		4.4		V
	Voltage $V_{in} = V_{IH}$ or $V_{IL}$	I <sub>OH</sub> = -8 mA	4.5	3.94			3.80		
V <sub>OL</sub>	Maximum Low-Level Output	I <sub>OL</sub> = 50 μA	4.5		0.0	0.1		0.1	V
	Voltage $V_{in} = V_{IH}$ or $V_{IL}$	I <sub>OL</sub> = 8 mA	4.5			0.36		0.44	
l <sub>in</sub>	Maximum Input Leakage Current	V <sub>in</sub> = 5.5 V or GND	0 to 5.5			±0.1		±1.0	μΑ
l <sub>OZ</sub>	Maximum 3-State Leakage Current	$V_{in} = V_{IL} \text{ or } V_{IH}$ $V_{out} = V_{CC} \text{ or GND}$	5.5			±0.25		±2.5	μΑ
I <sub>CC</sub>	Maximum Quiescent Supply Current	V <sub>in</sub> = V <sub>CC</sub> or GND	5.5			4.0		40.0	μΑ
I <sub>CCT</sub>	Quiescent Supply Current	Per Input: V <sub>IN</sub> = 3.4 V Other Input: V <sub>CC</sub> or GND	5.5			1.35		1.50	mA
I <sub>OPD</sub>	Output Leakage Current	V <sub>OUT</sub> = 5.5 V	0			0.5		5.0	μΑ

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

# AC ELECTRICAL CHARACTERISTICS (MC74VHCT374A)

				-	T <sub>A</sub> = 25	°C	T <sub>A</sub> = - 40	) to 85°C	
Symbol	Parameter	Test Condi	tions	Min	Тур	Max	Min	Max	Unit
f <sub>max</sub>	Maximum Clock Frequency (50% Duty Cycle)	$V_{CC} = 5.0 \pm 0.5 \text{ V}$	C <sub>L</sub> = 15 pF C <sub>L</sub> = 50 pF	90 85	140 130		80 95		MHz
t <sub>PLH</sub> , t <sub>PHL</sub>	Maximum Propagation Delay, CP to Q	$V_{CC} = 5.0 \pm 0.5 \text{ V}$	C <sub>L</sub> = 15 pF C <sub>L</sub> = 50 pF		4.1 5.6	9.4 10.4	1.0 1.0	10.5 11.5	ns
t <sub>PZL</sub> , t <sub>PZH</sub>	Output Enable Time, OE to Q	$V_{CC} = 5.0 \pm 0.5 \text{ V}$	C <sub>L</sub> = 15 pF C <sub>L</sub> = 50 pF		6.5 7.3	10.2 11.2	1.0 1.0	11.5 12.5	ns
t <sub>PLZ</sub> , t <sub>PHZ</sub>	Output Disable Time OE to Q	$V_{CC} = 5.0 \pm 0.5 \text{ V}$	C <sub>L</sub> = 50 pF		7.0	11.2	1.0	12.0	ns
t <sub>OSLH</sub> , t <sub>OSHL</sub>	Output to Output Skew	V <sub>CC</sub> = 5.0 ± 0.5 V (Note 8)	C <sub>L</sub> = 50 pF			1.0		1.0	ns
C <sub>in</sub>	Maximum Input Capacitance				4	10		10	pF
C <sub>out</sub>	Maximum 3-State Output Capacitance (Output in High-Impedance State)				9				pF

		Typical @ 25°C, V <sub>CC</sub> = 5.0 V	
$C_{PD}$	Power Dissipation Capacitance (Note 9)	25	pF


 <sup>8.</sup> Parameter guaranteed by design. t<sub>OSLH</sub> = |t<sub>PLHm</sub> - t<sub>PLHn</sub>|, t<sub>OSHL</sub> = |t<sub>PHLm</sub> - t<sub>PHLn</sub>|.
 9. C<sub>PD</sub> is defined as the value of the internal equivalent capacitance which is calculated from the operating current consumption without load. Average operating current can be obtained by the equation:  $I_{CC(OPR)} = C_{PD} \bullet V_{CC} \bullet f_{in} + I_{CC}/8$  (per flip-flop).  $C_{PD}$  is used to determine the no–load dynamic power consumption;  $P_D = C_{PD} \bullet V_{CC}^2 \bullet f_{in} + I_{CC} \bullet V_{CC}$ .

# NOISE CHARACTERISTICS (MC74VHCT374A) ( $C_L = 50 \text{ pF}, V_{CC} = 5.0 \text{ V}$ )

		T <sub>A</sub> = 25°C		
Symbol	Parameter	Тур	Max	Unit
V <sub>OLP</sub>	Quiet Output Maximum Dynamic V <sub>OL</sub>	1.2	1.6	٧
V <sub>OLV</sub>	Quiet Output Minimum Dynamic V <sub>OL</sub>	-1.2	-1.6	V
V <sub>IHD</sub>	Minimum High Level Dynamic Input Voltage		2.0	V
$V_{ILD}$	Maximum Low Level Dynamic Input Voltage		0.8	٧

# TIMING REQUIREMENTS (MC74VHCT374A)


			T <sub>A</sub> = 25°C		T <sub>A</sub> = 25°C		T <sub>A</sub> = 25°C	
Symbol	Parameter	Test Conditions	Тур	Limit	Limit	Unit		
t <sub>w</sub>	Minimum Pulse Width, CP	$V_{CC} = 5.0 \pm 0.5 \text{ V}$		6.5	8.5	ns		
t <sub>su</sub>	Minimum Setup Time, D to CP	$V_{CC} = 5.0 \pm 0.5 \text{ V}$		2.5	2.5	ns		
t <sub>h</sub>	Minimum Hold Time, D to CP	$V_{CC} = 5.0 \pm 0.5 \text{ V}$		2.5	2.5	ns		



Test	Switch Position	C <sub>L</sub>	$R_L$
t <sub>PLH</sub> / t <sub>PHL</sub>	Open	See AC Characteristics	1 kΩ
t <sub>PLZ</sub> / t <sub>PZL</sub>	V <sub>CC</sub>	Table	
t <sub>PHZ</sub> / t <sub>PZH</sub>	GND		

Figure 2. Test Circuits

# **SWITCHING WAVEFORMS**









Figure 4.



Device	V <sub>IN</sub> , V	V <sub>m</sub> , V
MC74VHC374	V <sub>CC</sub>	50% x V <sub>CC</sub>
MC74VHCT374A	3 V	1.5 V

 $<sup>^{\</sup>star}C_{L}$  Includes probe and jig capacitance Input signal  $t_{R}$  =  $t_{F}$  = 3 ns




Figure 6. Expanded Logic Diagram




Figure 7. Input Equivalent Circuit

# **ORDERING INFORMATION**

Device	Marking	Package	Shipping <sup>†</sup>
MC74VHC374DWR2G	VHC374G	SOIC-20W	1000 / Tape & Reel
MC74VHC374DTR2G	VHC 374	TSSOP-20	2500 / Tape & Reel
MC74VHCT374ADWR2G	VHCT374AG	SOIC-20W	1000 / Tape & Reel
MC74VHCT374ADTR2G	VHCT 374A	TSSOP-20	2500 / Tape & Reel

<sup>†</sup>For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

<sup>\*-</sup>Q Suffix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC-Q100 Qualified and PPAP Capable






SOIC-20 WB CASE 751D-05 **ISSUE H** 

**DATE 22 APR 2015** 


#### SCALE 1:1



- DIMENSIONS ARE IN MILLIMETERS.
   INTERPRET DIMENSIONS AND TOLERANCES.
- PER ASME Y14.5M, 1994.
  3. DIMENSIONS D AND E DO NOT INCLUDE MOLD
- PROTRUSION.
  MAXIMUM MOLD PROTRUSION 0.15 PER SIDE.
- DIMENSION B DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE PROTRUSION SHALL BE 0.13 TOTAL IN EXCESS OF B DIMENSION AT MAXIMUM MATERIAL


	MILLIMETERS				
DIM	MIN	MAX			
Α	2.35	2.65			
A1	0.10	0.25			
b	0.35	0.49			
С	0.23	0.32			
D	12.65	12.95			
E	7.40	7.60			
е	1.27 BSC				
Н	10.05	10.55			
h	0.25	0.75			
L	0.50	0.90			
A	0 °	7 °			

#### **RECOMMENDED SOLDERING FOOTPRINT\***



DIMENSIONS: MILLIMETERS

# **GENERIC MARKING DIAGRAM\***



XXXXX = Specific Device Code = Assembly Location

WL = Wafer Lot ΥY = Year WW = Work Week = Pb-Free Package

\*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot "•", may or may not be present. Some products may not follow the Generic Marking.

DOCUMENT NUMBER:	98ASB42343B	Electronic versions are uncontrolled except when accessed directly from the Document Repository Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.			
DESCRIPTION:	SOIC-20 WB		PAGE 1 OF 1		

onsemi and ONSEMI. are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

<sup>\*</sup>For additional information on our Pb-Free strategy and soldering details, please download the onsemi Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

onsemi, Onsemi, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at <a href="www.onsemi.org/www.onsemi.or

#### ADDITIONAL INFORMATION

**TECHNICAL PUBLICATIONS:** 

 $\textbf{Technical Library:} \ \underline{www.onsemi.com/design/resources/technical-documentation}$ 

onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support

For additional information, please contact your local Sales Representative at www.onsemi.com/support/sales

