

Is Now Part of



ON Semiconductor®

To learn more about ON Semiconductor, please visit our website at www.onsemi.com

Please note: As part of the Fairchild Semiconductor integration, some of the Fairchild orderable part numbers will need to change in order to meet ON Semiconductor's system requirements. Since the ON Semiconductor product management systems do not have the ability to manage part nomenclature that utilizes an underscore (_), the underscore (_) in the Fairchild part numbers will be changed to a dash (-). This document may contain device numbers with an underscore (_). Please check the ON Semiconductor website to verify the updated device numbers. The most current and up-to-date ordering information can be found at www.onsemi.com. Please email any questions regarding the system integration to Fairchild_questions@onsemi.com.

ON Semiconductor and the ON Semiconductor logo are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights nor the rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold ON Semiconductor and its officers, employees



August 2014

FAN2108 — TinyBuck™ 3-24 V Input, 8 A, High-Efficiency, Integrated Synchronous Buck Regulator

Features

- Wide Input Voltage Range: 3 V-24 V
- Wide Output Voltage Range: 0.8 V to 80% V_{IN}
- 8 A Output Current
- Programmable Frequency Operation: 200 KHz to 600 KHz
- Over 95% Peak Efficiency
- Integrated Schottky Diode on Low-side MOSFET Boosts Efficiency
- Internal Bootstrap diode
- Power-Good Signal
- Pre-Bias Startup
- Accepts Ceramic Capacitors on Output
- External Compensation for Flexible Design
- Input Under-Voltage Lockout
- Programmable Current Limit
- Under-Voltage, Over-Voltage, and Thermal Shutdown Protections
- Internal Soft-Start
- 5 x 6 mm, 25-Pin, 3-Pad MLP Package

Applications

- Servers
- Point-of-Load Regulation
- High-End Computing Systems
- Graphics Cards
- Battery-Powered Equipment
- Set-Top Boxes

Description

The FAN2108 TinyBuck™ is a highly efficient, small footprint, 8 A, synchronous buck regulator.

The FAN2108 contains both synchronous MOSFETs and a controller/driver with optimized interconnects in one package, which enables designers to solve high-current requirements in a small area with minimal external components.

External compensation, programmable switching frequency, and current limit features allow design optimization and flexibility.

The summing current mode modulator uses lossless current sensing for current feedback and over-current protection. Voltage feedforward helps operation over a wide input voltage range.

Fairchild's advanced BiCMOS power process, combined with low- $R_{DS(ON)}$ internal MOSFETs and a thermally efficient MLP package, provide the ability to dissipate high power in a small package.

Output over-voltage, under-voltage, and thermal shutdown protections help protect the device from damage during fault conditions. FAN2108 prevents pre-biased output discharge during startup in point-of-load applications.

Related Application Notes

AN-8022 — TinyCalc™ Calculator

Ordering Information

Part Number	Operating Temperature Range	Package	Packing Method	
FAN2108MPX	-10°C to 85°C	Molded Leadless Package (MLP) 5 x 6 mm	Tape and Reel	
FAN2108EMPX	-40°C to 85°C	Wolded Leadless Fackage (WLF) 5 x 6 IIIII	rape and Reel	

© 2008 Fairchild Semiconductor Corporation FAN2108 • Rev. 1.0.3

Typical Application Boot <u>+5V</u> VCC 15 Diode BOOT Q1 $\mathsf{R}_{\mathsf{RAMP}}$ C_{BOOT} RAMP $V_{\text{OUT}} \\$ Power Good P1 SW **PGOOD** >><u>Enable</u> ΕN **PWM** R_{ILIM} ILIM C_{OUT} DRIVER **PGND** R(T) **POWER** 24 NC MOSFETS COMP C2 R1 AGND 16 19 С3 R_{BIAS} R2 R3 Figure 1. Typical Application Diagram **Block Diagram** BOOT Boot Current Limit Diode Comparator VIN ILIM COMP Своот Error Amplifier Q **PWM** FΒ Comparator SW Gate Drive SS VREF Circuit Соит RAMP Amplifier Current ΕN osc GEN Sense **GND** RAMP Figure 2. Block Diagram

© 2008 Fairchild Semiconductor Corporation FAN2108 • Rev. 1.0.3

Pin Configuration




Figure 3. MLP 5 x 6 mm Pin Configuration (Bottom View)

Pin Definitions

Pin#	Name	Description		
P1, 6-12	SW	Switching Node.		
P2, 2-5	VIN	Power Input Voltage. Connect to the main input power source.		
P3, 21-23	PGND	Power Ground. Power return and Q2 source.		
1	воот	High-Side Drive BOOT Voltage . Connect through capacitor (C_{BOOT}) to SW. The IC includes an internal synchronous bootstrap diode to recharge the capacitor on this pin to V_{CC} when SW is LOW.		
13	PGOOD	Power-Good Flag . An open-drain output that pulls LOW when FB is outside a ±10% range of the reference. PGOOD does not assert HIGH until the fault latch is enabled.		
14	EN	ENABLE . Enables operation when pulled to logic HIGH or left open. Toggling EN resets the egulator after a latched fault condition. This input has an internal pull-up when the IC is unctioning normally. When a latched fault occurs, EN is discharged by a current sink.		
15	VCC	nput Bias Supply for IC. The IC's logic and analog circuitry are powered from this pin.		
16	AGND	nalog Ground . The signal ground for the IC. All internal control voltages are referred to is pin. Tie this pin to the ground island/plane through the lowest impedance connection.		
17	ILIM	current Limit . A resistor (R _{ILIM}) from this pin to AGND can be used to program the current-mit trip threshold lower than the default setting.		
18	R(T)	Oscillator Frequency . A resistor (R _T) from this pin to AGND sets the PWM switching frequency.		
19	FB	Output Voltage Feedback. Connect through a resistor divider to the output voltage.		
20	COMP	Compensation . Error amplifier output. Connect the external compensation network between this pin and FB.		
24	NC	No Connect. This pin is not used.		
25	RAMP	Ramp Amplitude. A resistor (R_{RAMP}) connected from this pin to V_{IN} sets the ramp amplitude and provides voltage feedforward functionality.		

Absolute Maximum Ratings

Stresses exceeding the absolute maximum ratings may damage the device. The device may not function or be operable above the recommended operating conditions and stressing the parts to these levels is not recommended. In addition, extended exposure to stresses above the recommended operating conditions may affect device reliability. The absolute maximum ratings are stress ratings only.

Parameter	Conditions	Min.	Max.	Unit
VIN to PGND			28	V
VCC to AGND	AGND=PGND		6	V
BOOT to PGND			35	V
BOOT to SW		-0.3	6.0	V
SW to PGND	Continuous	-0.5	24.0	V
SW to PGND	Transient (t < 20 ns, f ≤ 600 KHz)	-5	30	V
All other pins		-0.3	V _{CC} +0.3	V
ESD	Human Body Model, JEDEC JESD22-A114	2		kV
E2D	Charged Device Model, JEDEC JESD22-C101	2.5		

Recommended Operating Conditions

The Recommended Operating Conditions table defines the conditions for actual device operation. Recommended operating conditions are specified to ensure optimal performance to the datasheet specifications. Fairchild does not recommend exceeding them or designing to absolute maximum ratings.

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit
V _{CC}	Bias Voltage	VCC to AGND	4.5	5.0	5.5	V
V_{IN}	Supply Voltage	VIN to PGND	3		24	V
+	A. I. T.	FAN2108MPX	-10		+85	°C
T _A Ambient Temperature		FAN2108EMPX	-40		+85	°C
T _J	Junction Temperature				+125	°C
f	Switching Frequency			/	600	kHz

Thermal Information

Symbol	Parameter		Min.	Тур.	Max.	Unit
T _{STG}	Storage Temperature		-65		+150	°C
TL	Lead Soldering Temperature, 10 Seconds				+300	°C
T _{VP}	Vapor Phase, 60 Seconds				+215	°C
T _I	Infrared, 15 Seconds			4.5	+220	°C
	Thermal Resistance: Junction-to-Case	P1 (Q2)		4		°C/W
$\theta_{\sf JC}$		P2 (Q1)		7		°C/W
	P3			4		°C/W
θ _{J-PCB}	Thermal Resistance: Junction-to-Mounting Surface ⁽¹⁾			35		°C/W
P _D	Power Dissipation, T _A =25°C ⁽¹⁾				2.8	W

Note:

1. Typical thermal resistance when mounted on a four-layer, two-ounce PCB, as shown in Figure 25. Actual results are dependent on mounting method and surface related to the design.

Electrical Specifications

Electrical specifications are the result of using the circuit shown in Figure 1 unless otherwise noted.

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit
Power Su	pplies					•
I _{CC}	V _{CC} Current	SW=Open, FB=0.7 V, V _{CC} =5 V, f _{SW} =600 KHz		8	12	mA
		Shutdown: EN=0, V _{CC} =5 V		7	10	μA
V	V INTO Threshold	Rising V _{CC}	4.1	4.3	4.5	V
V_{UVLO}	V _{CC} UVLO Threshold	Hysteresis		300		mV
Oscillator						
£	Fraguenay	R _T =50 KΩ	255	300	345	KHz
f	Frequency	R _T =24 KΩ	540	600	660	KHz
t _{ON}	Minimum On-Time ⁽²⁾			50	65	ns
V_{RAMP}	Ramp Amplitude, peak-to-peak	16 V _{IN} , 1.8 V _{OUT} , R _T =30 KΩ, R _{RAMP} =200 KΩ		0.53		V
t _{OFF}	Minimum Off-Time ⁽²⁾			100	150	ns
Reference						·
Ι,	Reference Voltage (see Figure 4 for	FAN2108MPX, 25°C	794	800	806	mV
V_{FB}	Temperature Coefficient)	FAN2108EMPX, 25°C	795	800	805	mV
Error Amp	olifier				1	
G	DC Gain ⁽²⁾		80	85		dB
BW	Gain Bandwidth Product ⁽²⁾	V _{CC} =5 V	12	15		MHz
V_{COMP}	Output Voltage		0.4		3.2	٧
I _{SINK}	Output Current, Sourcing	V _{CC} =5 V, V _{COMP} =2.2 V	1.5	2.2		mA
I _{SOURCE}	Output Current, Sinking	V _{CC} =5 V, V _{COMP} =1.2 V	0.8	1.2		mA
I _{BIAS}	FB Bias Current	V _{FB} =0.8 V, 25°C		-650	-450	nA
Protection	n and Shutdown					
I _{LIM}	Current Limit	R _{ILIM} Open at 25°C (see Circuit Description)	12	15	18	Α
I _{ILIM}	I _{LIM} Current		-11	-10	-9	μA
T _{TSD}	Over-Temperature Shutdown	Internal IC Temperature		+155		°C
T _{HYS}	Over-Temperature Hysteresis	Internal IC Temperature		+30		°C
V_{OVP}	Over-Voltage Threshold	Two Consecutive Clock Cycles	110	115	121	%V _{OUT}
V_{UVLO}	Under-Voltage Shutdown	16 Consecutive Clock Cycles	68	73	78	$%V_{OUT}$
V_{FLT}	Fault Discharge Threshold	Measured at FB Pin		250		mV
V _{FLT_HYS}	Fault Discharge Hysteresis	Measured at FB Pin (V _{FB} ~500 mV)		250		mV
Soft-Start						XJ
t _{SS}	V _{OUT} to Regulation (T0.8)	Frequency=600 KHz		5.3		ms
t _{EN}	Fault Enable/SSOK (T1.0)	Frequency=600 KHz		6.7	j	ms


Note:

2. Specifications guaranteed by design and characterization; not production tested.

Electrical Specifications (Continued)

Recommended operating conditions are the result of using the circuit shown in Figure 1 unless otherwise noted.

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit	
Control F	Control Functions						
V _{EN_R}	EN Threshold, Rising			1.35	2.00	V	
V _{EN_HYS}	EN Hysteresis			250		mV	
R _{EN}	EN Pull-Up Resistance			800		ΚΩ	
I _{EN}	EN Discharge Current	Auto-Restart Mode		1		μA	
R _{FB}	FB OK Drive Resistance				800	Ω	
V_{PG}	PGOOD Threshold	FB < V _{REF}	-14	-11	-8	0/1/	
		FB > V _{REF}	+7	+10	+13.5	$%V_{REF}$	
V_{PG_L}	PGOOD Output Low	I _{OUT} ≤ 2 mA			0.4	V	



Application Circuit





Figure 10. Application Circuit: 1.8 V_{OUT}, 500 KHz

Typical Performance Characteristics

Typical operating characteristics using the circuit shown in Figure 10. V_{IN} =12 V, V_{CC} =5 V, unless otherwise specified.




Efficiency @ Vo=3.3V, fsw=300KHz, Ta=25°C

100
95
95
Vin=5V
Vin=10V
Vin=14V
75
70
0 2 4 6 8
Load Current (A)

Figure 11. 1.8 V_{OUT} Efficiency Over V_{IN} vs. Load

Figure 12. 3.3 V_{OUT} Efficiency Over V_{IN} vs. Load







Figure 13. 1.8 V_{OUT} Efficiency Over Frequency vs. Load

Figure 14. 0.8 V_{OUT} Load Regulation Over V_{IN} vs. Load

Typical Performance Characteristics (Continued)

Typical operating characteristics using the circuit shown in Figure 10. V_{IN} =12 V, V_{CC} =5 V, unless otherwise specified.







Figure 15. Startup, 3 A Load

Figure 16. Startup with 1 V Pre-Bias on V_{OUT}







Figure 17. Shutdown, 1 A Load

Figure 18. Restart on Fault






Figure 19. Transient Response, 2-8 A Load

Figure 20. MOSFET Temperature – Still Air at Room Temperature

Circuit Description

Initialization

Once V_{CC} exceeds the UVLO threshold and EN is HIGH, the IC checks for an open or shorted FB pin before releasing the internal soft-start ramp (SS).

If R1 is open (Figure 1), the error amplifier output (COMP) is forced LOW and no pulses are generated. After the SS ramp times out (T1.0), an under-voltage latched fault occurs.

If the parallel combination of R1 and R_{BIAS} is \leq 1 K Ω , the internal SS ramp is not released and the regulator does not start.

Bias Supply

The FAN2108 requires a 5 V supply rail to bias the IC and provide gate-drive energy. Connect a \geq 1.0 μ f X5R or X7R decoupling capacitor between VCC and PGND.

Since V_{CC} is used to drive the internal MOSFET gates, supply current is frequency and voltage dependent. Approximate V_{CC} current (I_{CC}) is calculated by:

$$I_{CC(mA)} = 4.58 + \left[\left(\frac{V_{CC} - 5}{227} + 0.013 \right) \bullet (f - 128) \right]$$
 (1)

where frequency (f) is expressed in KHz.

Enable

FAN2108 has an internal pull-up to enable pin so that the IC is enabled once $V_{\rm CC}$ is applied. Connecting a small capacitor across EN and AGND delays the rate of voltage rise on the EN pin. EN pin also serves for the restart whenever a fault occurs (refer to the Auto-Restart section). For applications where sequencing is required, FAN2108 can be enabled (after the $V_{\rm CC}$ comes up) with external control, as shown in Figure 20.




Figure 20. Enabling with External Control

Setting the Frequency

Oscillator frequency is determined by an external resistor, R_{T} , connected between the R(T) pin and AGND. Resistance is calculated by:

$$R_{T(K\Omega)} = \frac{(10^6 / f) - 135}{65} \tag{2}$$

where R_T is in $K\Omega$ and frequency (f) is in KHz.

The regulator cannot start if R_T is left open.

Soft-Start

Once internal SS ramp has charged to 0.8 V (T0.8), the output voltage is in regulation. Until SS ramp reaches 1.0 V (T1.0), the fault latch is inhibited.

To avoid skipping the soft-start cycle, it is necessary to apply V_{IN} before V_{CC} reaches its UVLO threshold.

Soft-start time is a function of oscillator frequency.




Figure 21. Soft-Start Timing Diagram

The regulator does not allow the low-side MOSFET to operate in full synchronous rectification mode until internal SS ramp reaches 95% of V_{REF} (~0.76 V). This helps the regulator to start on a pre-biased output and ensures that inductor current does not "ratchet" up during the soft-start cycle.

 $\mbox{V}_{\mbox{\footnotesize CC}}$ UVLO or toggling the EN pin discharges the SS and resets the IC.

Setting the Output Voltage

The output voltage of the regulator can be set from 0.8 V to 80% of $V_{\rm IN}$ by an external resistor divider (R1 and R_{BIAS} in Figure 1).

The internal reference is 0.8 V with 650 nA, sourced from the FB pin to ensure that, if the pin is open, the regulator does not start.

The external resistor divider is calculated using:

$$\frac{0.8V}{R_{BIAS}} = \frac{V_{OUT} - 0.8V}{R1} + 650nA \tag{3}$$

Connect R_{BIAS} between FB and AGND.

Calculating the Inductor Value

Typically the inductor is set for a ripple current (ΔI_L) of 10% to 35% of the maximum DC load. Regulators requiring fast transient response use a value on the high side of this range; while regulators that require very low output ripple and/or use high-ESR capacitors restrict allowable ripple current.

$$L = \frac{V_{\text{OUT}} \bullet (1 - \frac{V_{\text{OUT}}}{V_{IN}})}{\Delta I L \bullet f}$$
 (4)

where f is the oscillator frequency.

Setting the Ramp Resistor Value

The internal ramp voltage excursion (ΔV_{RAMP}) during t_{ON} should be set to 0.6 V at nominal operating point. R_{RAMP} is approximately:

$$R_{RAMP(K\Omega)} = \frac{(V_{IN} - 1.8) \bullet V_{OUT}}{18 \times 10^{-6} \bullet V_{IN} \bullet f} - 2$$
 (5)

where frequency (f) is expressed in KHz.

Setting the Current Limit

The current limit system involves two comparators. The MAX I_{LIMIT} comparator is used with a V_{ILIM} fixed-voltage reference and represents the maximum current limit allowable. This reference voltage is temperature compensated to reflect the R_{DSON} variation of the low-side MOSFET. The ADJUST I_{LIMIT} comparator is used where the current limit needs to be set lower than the V_{ILIM} fixed reference. The 10 μ A current source does not track the R_{DSON} changes over temperature, so change is added into the equations for calculating the ADJUST I_{LIMIT} comparator reference voltage, as is shown below. Figure 22 shows a simplified schematic of the overcurrent system.




Figure 22. Current-Limit System Schematic

Since the I_{LIM} voltage is set by a 10 μA current source into the R_{ILIM} resistor, the basic equation for setting the reference voltage is:

$$V_{RILIM} = 10\mu A^* R_{ILIM}$$
 (6)

To calculate R_{ILIM}:

$$R_{ILIM} = V_{RILIM} / 10\mu A \tag{7}$$

The voltage V_{RILIM} is made up of two components, V_{BOT} (which relates to the current through the low-side MOSFET) and V_{RMPEAK} (which relates to the peak current through the inductor). Combining those two voltage terms results in:

$$R_{ILIM} = (V_{BOT} + V_{RMPEAK})/10\mu A \tag{8}$$

$$R_{\text{ILIM}} = \{0.96 + (I_{\text{LOAD}} * R_{\text{DSON}} * K_{\text{T}} * 8)\} + \{D^*(V_{\text{IN}} - 1.8)/(f_{\text{SW}} * 0.03 * 10^{-3} R_{\text{RAMP}})\}/10\mu\text{A}$$
(9)

where:

$$V_{BOT} = 0.96 + (I_{LOAD} * R_{DSON} * K_{T} * 8);$$

$$V_{RMPEAK} = D*(V_{IN} - 1.8)/(f_{SW}*0.03*10^{-3}R_{RAMP});$$

I_{LOAD} = the desired maximum load current;

 R_{DSON} = the nominal R_{DSON} of the low-side MOSFET;

 K_T = the normalized temperature coefficient for the low-side MOSFET (on datasheet graph);

 $D = V_{OUT}/V_{IN}$ duty cycle;

 f_{SW} = Clock frequency in kHz; and

 R_{RAMP} = chosen ramp resistor value in $k\Omega$.

After 16 consecutive, pulse-by-pulse, current-limit cycles, the fault latch is set and the regulator shuts down. Cycling $V_{\rm CC}$ or EN restores operation after a normal soft-start cycle (refer to the Auto-Restart section).

The over-current protection fault latch is active during the soft-start cycle. Use 1% resistor for R_{ILIM} .

Loop Compensation

The loop is compensated using a feedback network around the error amplifier. Figure 23 shows a complete type-3 compensation network. For type-2 compensation, eliminate R3 and C3.




Figure 23. Compensation Network

Since the FAN2108 employs summing current-mode architecture, type-2 compensation can be used for many applications. For applications that require wide loop bandwidth and/or use very low-ESR output capacitors, type-3 compensation may be required.

Protection

The converter output is monitored and protected against extreme overload, short-circuit, over-voltage, under-voltage, and over-temperature conditions.

An internal fault latch is set for any fault intended to shut down the IC. When the fault latch is set, the IC discharges V_{OUT} by enhancing the low-side MOSFET until FB<0.25 V. The MOSFET is not turned on again unless FB>0.5 V. This behavior discharges the output without causing undershoot (negative output voltage).

Under-Voltage Shutdown

If voltage on the FB pin remains below the under-voltage threshold for 16 consecutive clock cycles, the fault latch is set and the converter shuts down. This protection is not active until the internal SS ramp reaches 1.0 V during soft-start.

Over-Voltage Protection / Shutdown

If voltage on the FB pin exceeds the over-voltage threshold for two consecutive clock cycles, the fault latch is set and shutdown occurs.

A shorted high-side MOSFET condition is detected when SW voltage exceeds ~0.7 V while the low-side MOSFET is fully enhanced. The fault latch is set immediately upon detection.

The two fault protection circuits above are active all the time, including during soft-start.

Auto-Restart

After a fault, EN pin is discharged by a 1 μ A current sink to a 1.1 V threshold before the internal 800 K Ω pull-up is restored. A new soft-start cycle begins when EN charges above 1.35 V.

Depending on the external circuit, the FAN2108 can be configured to remain latched-off or to automatically restart after a fault.

Table 1. Fault / Restart Configurations

EN Pin	Controller / Restart State			
Pull to GND	OFF (Disabled)			
Pull-up to V _{CC} with 100K	No Restart – Latched OFF(After V _{CC} Comes Up)			
Open	Immediate Restart After Fault			
Cap. to GND	New Soft-Start Cycle After: t _{DELAY} (ms)=3.9 • C(nf)			

With EN is left open, restart is immediate.

If auto-restart is not desired, tie the EN pin to the VCC pin or pull it HIGH after V_{CC} comes up with a logic gate to keep the 1 μ A current sink from discharging EN to 1.1 V. Figure 24 shows one method to pull up EN to V_{CC} for a latch configuration.




Figure 24. Enable Control with Latch Option

Over-Temperature Protection (OTP)

The chip incorporates an over-temperature protection circuit that sets the fault latch when a die temperature of about 150°C is reached. The IC restarts when the die temperature falls below 125°C.

Power-Good (PGOOD) Signal

PGOOD is an open-drain output that asserts LOW when V_{OUT} is out of regulation, as measured at the FB pin. Thresholds are specified in the Electrical Specifications section. PGOOD does not assert HIGH until the fault latch is enabled (T1.0).

PCB Layout





Figure 25. Recommended PCB Layout



ON Semiconductor and in are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights nor the rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hol

Phone: 81-3-5817-1050

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor 19521 E. 32nd Pkwy, Aurora, Colorado 80011 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com N. American Technical Support: 800-282-9855 Toll Free USA/Canada Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910 Japan Customer Focus Center

ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative