


Ordering Information

Part Number	Marking	Shipping	Junction Temperature Range ⁽¹⁾	Package
SM802123UMG	802123	Tray	−40°C to +85°C	44-Pin QFN
SM802123UMGTR	802123	Tape and Reel	−40°C to +85°C	44-Pin QFN

Note:

1. Devices are Green, RoHS, and PFOS compliant.

Pin Configuration



44-Pin QFN
(Top View)

Pin Description

Pin Number	Pin Name	Pin Type	Pin Level	Pin Function
25, 26 28, 29 32, 33 35, 36	Q1, Q2 Q3, Q4 /Q5, /Q6 /Q7, /Q8	O, (DIF)	LVC MOS	Clock Outputs from Bank 1 (25MHz) .
41, 42 1, 2 4, 5 7, 8	Q9, Q10 /Q11, /Q12 /Q13, /Q14 Q15, Q16	O, (DIF)	LVC MOS	Clock Outputs from Bank 2 (125MHz).
31, 37, 38	VDDO1	PWR		Power Supply for the Outputs on Bank 1.
43, 44, 16	VDDO2	PWR		Power Supply for the Outputs on Bank 2.
24, 39	VSSO1	PWR		Power Supply Ground for the Outputs on Bank 1.
3, 6, 40	VSSO2	PWR		Power Supply Ground for the Outputs on Bank 2.
11, 14, 18, 19, 20, 27, 30, 34	TEST			Factory Test Pins. Do not connect anything to these pins.
12, 13	VDD	PWR		Core Power Supply.
10, 21, 23	VSS (Exposed Pad)	PWR		Core Power Supply Ground. The exposed pad must be connected to the VSS ground plane.

Pin Description (Continued)

Pin Number	Pin Name	Pin Type	Pin Level	Pin Function
17	REF_IN	I, (SE)	LVC MOS	Reference Clock Input
9	PLL_BYPASS	I, (SE)	LVC MOS	PLL Bypass, Selects Output Source 0 = Normal PLL Operation 1 = Output from Input Reference Clock 45K Ω Pull-Down
15	OE1	I, (SE)	LVC MOS	Output Enable, Q1-/Q8 disables to tri-state, 0 = Disabled, 1 = Enabled, 45K Ω Pull-Up
22	OE2	I, (SE)	LVC MOS	Output Enable, Q9-Q16 disables to tri-state, 0 = Disabled, 1 = Enabled, 45K Ω Pull-Up

Truth Table

OE1/2	OUTPUTS
0	Tri-State
1	LVC MOS

Absolute Maximum Ratings⁽¹⁾

Supply Voltage (V_{DD} , $V_{DDO1/2}$)	+4.6V
Input Voltage (V_{IN})	-0.5V to $V_{DD}+0.5V$
Lead Temperature (soldering, 20s.)	260°C
Case Temperature	115°C
Storage Temperature (T_s)	-65°C to +150°C

Operating Ratings⁽²⁾

Supply Voltage (V_{DD} , $V_{DDO1/2}$)	+2.375V to +3.465V
Ambient Temperature (T_A)	-40°C to +85°C
Junction Thermal Resistance ⁽³⁾	
QFN (θ_{JA})	
Still-Air	24°C/W
QFN (ψ_{JB})	
Junction-to-Board	8°C/W

DC Electrical Characteristics⁽⁴⁾

$V_{DD} = V_{DDO1/2} = 3.3V \pm 5\%$ or $2.5V \pm 5\%$

$V_{DD} = 3.3V \pm 5\%$, $V_{DDO1/2} = 3.3V \pm 5\%$ or $2.5V \pm 5\%$

$T_A = -40^\circ\text{C}$ to $+85^\circ\text{C}$

Symbol	Parameter	Condition	Min.	Typ.	Max.	Units
V_{DD} , $V_{DDO1/2}$	3.3V Operating Voltage	$V_{DDO1} = V_{DDO2}$	3.135	3.3	3.465	V
	2.5V Operating Voltage	$V_{DDO1} = V_{DDO2}$	2.375	2.5	2.625	V
I_{DD}	Total supply current	Outputs floating		130	170	mA

LVC MOS INPUT (OE1, OE2, PLL_BYPASS) DC Electrical Characteristics⁽⁴⁾

$V_{DD} = 3.3V \pm 5\%$, or $2.5V \pm 5\%$, $T_A = -40^\circ\text{C}$ to $+85^\circ\text{C}$

Symbol	Parameter	Condition	Min.	Typ.	Max.	Units
V_{IH}	Input High Voltage		2		$V_{DD} + 0.3$	V
V_{IL}	Input Low Voltage		-0.3		0.8	V
I_{IH}	Input High Current	$V_{DD} = V_{IN} = 3.465V$			150	μA
I_{IL}	Input Low Current	$V_{DD} = 3.465V$, $V_{IN} = 0V$	-150			μA

LVC MOS OUTPUT DC Electrical Characteristics⁽⁴⁾

$V_{DD} = V_{DDO1/2} = 3.3V \pm 5\%$ or $2.5V \pm 5\%$

$V_{DD} = 3.3V \pm 5\%$, $V_{DDO1/2} = 3.3V \pm 5\%$ or $2.5V \pm 5\%$

$T_A = -40^\circ\text{C}$ to $+85^\circ\text{C}$. $R_L = 50\Omega$ to $V_{DDO}/2$

Symbol	Parameter	Condition	Min.	Typ.	Max.	Units
V_{OH}	Output High Voltage	Figure 4	$V_{DDO} - 0.7$			V
V_{OL}	Output Low Voltage	Figure 4			0.6	V

Notes:

1. Permanent device damage may occur if absolute maximum ratings are exceeded. This is a stress rating only and functional operation is not implied at conditions other than those detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.
2. The data sheet limits are not guaranteed if the device is operated beyond the operating ratings.
3. Package thermal resistance assumes exposed pad is soldered (or equivalent) to the devices most negative potential on the PCB.
4. The circuit is designed to meet the AC and DC specifications shown in the above table after thermal equilibrium has been established.

REF_IN DC Electrical Characteristics⁽⁴⁾

$V_{DD} = 3.3V \pm 5\%$, or $2.5V \pm 5\%$, $T_A = -40^\circ C$ to $+85^\circ C$

Symbol	Parameter	Condition	Min.	Typ.	Max.	Units
V_{IH}	Input High Voltage		1.1		$V_{DD} + 0.3$	V
V_{IL}	Input Low Voltage		-0.3		0.6	V
I_{IN}	Input Current	$V_{IN} = 0V$ to V_{DD}	-5		5	μA

AC Electrical Characteristics^(4, 5)

$V_{DD} = V_{DDO1/2} = 3.3V \pm 5\%$ or $2.5V \pm 5\%$

$V_{DD} = 3.3V \pm 5\%$, $V_{DDO1/2} = 3.3V \pm 5\%$ or $2.5V \pm 5\%$


$T_A = -40^\circ C$ to $+85^\circ C$. $R_L = 50\Omega$ to $V_{DDO}/2$

Symbol	Parameter	Condition	Min	Typ	Max	Units
F_{OUT}	Output Frequency	Q1 – /Q8		25		MHz
		Q9 – Q16		125		
T_R/T_F	LVC MOS Output Rise/Fall Time	20% – 80%, Fig. 2	100	200	500	ps
ODC	Output Duty Cycle		45	50	55	%
T_{LOCK}	PLL Lock Time				20	ms
$T_{jit}(\emptyset)$	RMS Phase Jitter ⁽⁶⁾ (Output = 25MHz)	Integration Range:(12kHz – 5MHz) 5MHz limited by phase-noise system.		315		fs
	RMS Phase Jitter ⁽⁶⁾ (Output = 125MHz)	Integration Range:(12kHz – 20MHz)		340		fs
		Integration Range:(1.875MHz – 20MHz)		115		fs
	Spurious Noise Components	25MHz		-64		dBc


Notes:

- All phase-noise measurements were taken with an Agilent 5052B phase-noise system.
- REF_IN driven with a low-noise source ClockWorks™ SM802001 programmed for a 25MHz CMOS output. Phase noise will track the input phase noise up to about 1MHz offset frequency.

Phase Noise Plots




125MHz LVCMOS Integrated Jitter 12kHz – 20MHz 339fs




125MHz LVCMOS Integrated Jitter 1.875MHz – 20MHz 114fs

Phase Noise Plots (Continued)




25MHz LVCMOS Integrated Jitter 12kHz – 5MHz 315fs




Input Source (25MHz LVCMOS) Programmed from a Clockworks™ Part

Phase Noise Plots (Continued)



125MHz LVCMOS Output Waveform



25MHz LVCMOS Output Waveform




Figure 1. Duty Cycle Timing




Figure 2. All Outputs Rise/Fall Time

RMS Phase Noise/Jitter




Figure 3. RMS Phase Noise/Jitter




Figure 4. LVC MOS Output Load and Test Circuit

3.30±0.10

PIN #1 ID R0.20

44

1

2

0.60±0.05

3.30±0.10

0.20 MIN.

0.50 BSC

0.25±0.05

BOTTOM VIEW

NOTE:

1. ALL DIMENSIONS ARE IN MILLIMETERS.
 2. MAX. PACKAGE WARPAGE IS 0.05 mm.
 3. MAXIMUM ALLOWABLE BURRS IS 0.076 mm IN ALL DIRECTIONS.
 4. PIN #1 ID ON TOP WILL BE LASER/INK MARKED.
-  DIMENSION APPLIES TO METALIZED TERMINAL AND IS MEASURED BETWEEN 0.20 AND 0.25 mm FROM TERMINAL TIP.
-  APPLIED ONLY FOR TERMINALS.
-  APPLIED FOR EXPOSED PAD AND TERMINALS.



SIDE VIEW

44-Pin Package Type (QFN)

TEL +1 (408) 944-0800 FAX +1 (408) 474-1000 WEB <http://www.micrel.com>

Micrel makes no representations or warranties with respect to the accuracy or completeness of the information furnished in this data sheet. This information is not intended as a warranty and Micrel does not assume responsibility for its use. Micrel reserves the right to change circuitry, specifications and descriptions at any time without notice. No license, whether express, implied, arising by estoppel or otherwise, to any intellectual property rights is granted by this document. Except as provided in Micrel's terms and conditions of sale for such products, Micrel assumes no liability whatsoever, and Micrel disclaims any express or implied warranty relating to the sale and/or use of Micrel products including liability or warranties relating to fitness for a particular purpose, merchantability, or infringement of any patent, copyright or other intellectual property right.

Micrel Products are not designed or authorized for use as components in life support appliances, devices or systems where malfunction of a product can reasonably be expected to result in personal injury. Life support devices or systems are devices or systems that (a) are intended for surgical implant into the body or (b) support or sustain life, and whose failure to perform can be reasonably expected to result in a significant injury to the user. A Purchaser's use or sale of Micrel Products for use in life support appliances, devices or systems is a Purchaser's own risk and Purchaser agrees to fully indemnify Micrel for any damages resulting from such use or sale.

© 2012 Micrel, Incorporated.

Revision Template History

Date	Change Description/Edits by:	Rev.
8/4/10	Added new paragraph to disclaimer in boiler plate. Per Colin Sturt. M.Galvan	14

HBW Datasheet Revision History

Part Number:

Initial Release Date:

Rev.	Date	Revisions	Reason	Engineer
A				