# **Complementary Plastic Power Transistors**

NPN/PNP Silicon DPAK For Surface Mount Applications

# MJD200 (NPN), MJD210 (PNP)

Designed for low voltage, low-power, high-gain audio amplifier applications.

#### **Features**

- High DC Current Gain
- Lead Formed for Surface Mount Applications in Plastic Sleeves (No Suffix)
- Low Collector-Emitter Saturation Voltage
- High Current-Gain Bandwidth Product
- Annular Construction for Low Leakage
- Epoxy Meets UL 94 V-0 @ 0.125 in
- NJV Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC-Q101 Qualified and PPAP Capable
- These Devices are Pb-Free and are RoHS Compliant

### **MAXIMUM RATINGS**

Rating	Symbol	Max	Unit
Collector-Base Voltage	$V_{CB}$	40	Vdc
Collector-Emitter Voltage	V <sub>CEO</sub>	25	Vdc
Emitter-Base Voltage	$V_{EB}$	8.0	Vdc
Collector Current – Continuous	I <sub>C</sub>	5.0	Adc
Collector Current - Peak	I <sub>CM</sub>	10	Adc
Base Current	Ι <sub>Β</sub>	1.0	Adc
Total Power Dissipation @ T <sub>C</sub> = 25°C Derate above 25°C	P <sub>D</sub>	12.5 0.1	W W/°C
Total Power Dissipation (Note 1)  @ T <sub>A</sub> = 25°C  Derate above 25°C	P <sub>D</sub>	1.4 0.011	W W/°C
Operating and Storage Junction Temperature Range	T <sub>J</sub> , T <sub>stg</sub>	-65 to +150	°C
ESD – Human Body Model	HBM	3B	V
ESD - Machine Model	MM	С	V


Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.



ON Semiconductor®

www.onsemi.com

# SILICON POWER TRANSISTORS 5 AMPERES 25 VOLTS, 12.5 WATTS





#### **MARKING DIAGRAM**



A = Assembly Location

Y = Year

WW = Work Week

x = 1 or 0

G = Pb-Free Package

# **ORDERING INFORMATION**

See detailed ordering and shipping information in the package dimensions section on page 6 of this data sheet.

# THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction-to-Case	$R_{\theta JC}$	10	°C/W
Thermal Resistance, Junction-to-Ambient (Note 2)	$R_{\theta JA}$	89.3	°C/W

<sup>2.</sup> These ratings are applicable when surface mounted on the minimum pad sizes recommended.

These ratings are applicable when surface mounted on the minimum pad sizes recommended.

# **ELECTRICAL CHARACTERISTICS** (T<sub>C</sub> = 25°C unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
OFF CHARACTERISTICS			1	
Collector–Emitter Sustaining Voltage (Note 3) (I <sub>C</sub> = 10 mAdc, I <sub>B</sub> = 0)	V <sub>CEO(sus)</sub>	25	-	Vdc
Collector Cutoff Current $(V_{CB} = 40 \text{ Vdc}, I_E = 0)$ $(V_{CB} = 40 \text{ Vdc}, I_E = 0, T_J = 125^{\circ}\text{C})$	I <sub>CBO</sub>	_ _ _	100 100	nAdc μAdc
Emitter Cutoff Current (V <sub>BE</sub> = 8 Vdc, I <sub>C</sub> = 0)	I <sub>EBO</sub>	-	100	nAdc
ON CHARACTERISTICS				
C Current Gain (Note 3), $ \begin{array}{l} (I_C=500 \text{ mAdc, } V_{CE}=1 \text{ Vdc)} \\ (I_C=2 \text{ Adc, } V_{CE}=1 \text{ Vdc)} \\ (I_C=5 \text{ Adc, } V_{CE}=2 \text{ Vdc)} \end{array} $	h <sub>FE</sub>	70 45 10	- 180 -	-
	V <sub>CE(sat)</sub>	- - -	0.3 0.75 1.8	Vdc
Base-Emitter Saturation Voltage (Note 3) (I <sub>C</sub> = 5 Adc, I <sub>B</sub> = 1 Adc)	V <sub>BE(sat)</sub>	-	2.5	Vdc
Base–Emitter On Voltage (Note 3) (I <sub>C</sub> = 2 Adc, V <sub>CE</sub> = 1 Vdc)	V <sub>BE(on)</sub>	-	1.6	Vdc
DYNAMIC CHARACTERISTICS				
Current-Gain - Bandwidth Product (Note 4) (I <sub>C</sub> = 100 mAdc, V <sub>CE</sub> = 10 Vdc, f <sub>test</sub> = 10 MHz)	f <sub>T</sub>	65	-	MHz
Output Capacitance (V <sub>CB</sub> = 10 Vdc, I <sub>E</sub> = 0, f = 0.1 MHz) MJD200 MJD210, NJVMJD210T4G	C <sub>ob</sub>	- -	80 120	pF

<sup>3.</sup> Pulse Test: Pulse Width = 300  $\mu$ s, Duty Cycle  $\approx$  2%.

<sup>4.</sup>  $f_T = |h_{fe}| \cdot f_{test}$ 





Figure 1. Power Derating



R<sub>B</sub> and R<sub>C</sub> VARIED TO OBTAIN DESIRED CURRENT LEVELS

D<sub>1</sub> MUST BE FAST RECOVERY TYPE, e.g.: 1N5825 USED ABOVE I<sub>B</sub>  $\approx$  100 mA FOR PN MSD6100 USED BELOW I<sub>B</sub>  $\approx$  100 mA REVERS

FOR PNP TEST CIRCUIT, REVERSE ALL POLARITIES

Figure 2. Switching Time Test Circuit




Figure 3. Turn-On Time

Figure 4. Turn-Off Time




Figure 5. DC Current Gain




Figure 6. "On" Voltage




Figure 7. Temperature Coefficients




Figure 8. Thermal Response




Figure 9. Active Region Safe Operating Area

There are two limitations on the power handling ability of a transistor: average junction temperature and second breakdown. Safe operating area curves indicate  $I_C$  –  $V_{CE}$  limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

The data of Figure 9 is based on  $T_{J(pk)} = 150^{\circ}\text{C}$ ;  $T_{C}$  is variable depending on conditions. Second breakdown pulse limits are valid for duty cycles to 10% provided  $T_{J(pk)} \leq 150^{\circ}\text{C}$ .  $T_{J(pk)}$  may be calculated from the data in Figure 8. At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by second breakdown.




Figure 10. Capacitance

#### **ORDERING INFORMATION**

Device	Package Type	Shipping <sup>†</sup>
MJD200G	DPAK (Pb-Free)	75 Units / Rail
MJD200RLG	DPAK (Pb-Free)	1,800 / Tape & Reel
MJD200T4G	DPAK (Pb-Free)	2,500 / Tape & Reel
MJD210G	DPAK (Pb-Free)	75 Units / Rail
MJD210RLG	DPAK (Pb-Free)	1,800 / Tape & Reel
MJD210T4G	DPAK (Pb-Free)	2,500 / Tape & Reel
NJVMJD210T4G*	DPAK (Pb-Free)	2,500 / Tape & Reel

<sup>†</sup>For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

\*NJV Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC-Q101 Qualified and PPAP


Capable







#### DPAK3 6.10x6.54x2.28, 2.29P CASE 369C **ISSUE J**


**DATE 12 AUG 2025** 








MILLIMETERS				
DIM	MIN	MAX		
А	2.18	2.28	2.38	
A1	0.00		0.13	
b	0.63	0.76	0.89	
b2	0.72	0.93	1.14	
b3	4.57	5.02	5.46	
С	0.46	0.54	0.61	
c2	0.46	0.54	0.61	
D	5.97	6.10	6.22	
Е	6.35	6.54	6.73	
е	2.29 BSC			
Н	9.40	9.91	10.41	
L	1.40	1.59	1.78	
L1	2.90 REF			
L2	0.51 BSC			
L3	0.89		1.27	
L4			1.01	
Z	3.93			












BOTTOM VIEW


ALTERNATE CONSTRUCTIONS

#### NOTES:

- DIMENSIONING AND TOLERANCING ASME Y14.5M, 2018.

- CONTROLLING DIMENSION: MILLIMETERS.
  THERMAL PAD CONTOUR OPTIONAL WITHIN DIMENSIONS b3, L3, AND Z.
  DIMENSIONS D AND E DO NOT INCLUDE MOLD FLASH, PROTRUSIONS, OR
  BURRS. MOLD FLASH, PROTRUSIONS, OR GATE BURRS SHALL NOT EXCEED 0.15mm PER SIDE.
- DIMENSIONS D AND E ARE DETERMINED AT THE OUTERMOST EXTREMES OF THE PLASTIC BODY.
- DATUMS A AND B ARE DETERMINED AT DATUM PLANE H. OPTIONAL MOLD FEATURE.





-5.80

RECOMMENDED MOUNTING FOOTPRINT\*

\*FOR ADDITIONAL INFORMATION ON OUR PB-FREE STRATEGY AND SOLDERING DETAILS, PLEASE DOWNLOAD THE ONSEMI SOLDERING AND MOUNTING TECHNIQUES REFERENCE MANUAL, SOLDERRM/D.

DOCUMENT NUMBER:	98AON10527D	Electronic versions are uncontrolled except when accessed directly from the Document Repositor Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.	
DESCRIPTION:	DPAK3 6.10x6.54x2.28, 2.29P		PAGE 1 OF 2


onsemi and ONSEMI are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

## DPAK3 6.10x6.54x2.28, 2.29P

CASE 369C ISSUE J

**DATE 12 AUG 2025** 

# GENERIC MARKING DIAGRAM\*



XXXXXX = Device Code
A = Assembly Location
L = Wafer Lot
Y = Year
WW = Work Week
G = Pb-Free Package

\*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot "•", may or may not be present. Some products may not follow the Generic Marking.

STYLE 1:		STYLE 2:	STYLE 3:	STYLE 4:	STYLE 5:
PIN 1. BASE		PIN 1. GATE	PIN 1. ANODE	PIN 1. CATHODE	PIN 1. GATE
<ol><li>COLLE</li></ol>	ECTOR	2. DRAIN	<ol><li>CATHODE</li></ol>	2. ANODE	2. ANODE
<ol><li>EMITT</li></ol>	ER	<ol><li>SOURCE</li></ol>	<ol><li>ANODE</li></ol>	3. GATE	<ol><li>CATHODE</li></ol>
<ol><li>COLLE</li></ol>	ECTOR	<ol><li>DRAIN</li></ol>	4. CATHODE	4. ANODE	4. ANODE
STYLE 6:	STYLE 7:	: STYL	E 8: STYI	LE 9:	STYLE 10:

DOCUMENT NUMBER:	98AON10527D	Electronic versions are uncontrolled except when accessed directly from the Document Repository Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.		
DESCRIPTION:	DPAK3 6.10x6.54x2.28, 2.29P		PAGE 2 OF 2	

onsemi and ONSEMI are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

onsemi, Onsemi, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at <a href="www.onsemi.org/www.onsemi.or

# ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

 $\textbf{Technical Library:} \underline{ www.onsemi.com/design/resources/technical-documentation}$ 

onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support

For additional information, please contact your local Sales Representative at www.onsemi.com/support/sales