

AW-CM358SM

IEEE 802.11a/b/g/n/ac WLAN with Bluetooth 5 Combo Stamp LGA Module

Datasheet

Rev. C

DF

(For Standard)

1

FORM NO.: FR2-015_A Responsible Department: WBU Expiry Date: Forever The information contained herein is the exclusive property of AzureWave and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of AzureWave.



Features WLAN

- 1 antennas to support 1(Transmit) ×
 1(Receive) technology and Bluetooth
- High speed wireless connection up to 433.3Mbps transmit/receive PHY rate using 80MHz bandwidth
- Backward compatibility with legacy 802.11 ac/n/a/g/b technology.
- 20MHz bandwidth/ channel, 40MHz bandwidth/ channel, upper/ lower 20MHz packets in 40MHz channel, 20MHz duplicate legacy packets in 40MHz channel mode operation.
- 80MHz bandwidth/ channel, 4 positions of 20MHz packets in 80MHz channel, upper/ lower 40MHz packets in 80MHz channel, 20MHz quadruplicate legacy packets in 80MHz channel mode operation.
- Dynamic frequency selection (radar detection)

Bluetooth

- Baseband and radio BDR and EDR packet types – 1Mbps (GFSK), 2Mbps (π/4-DQPSK), and 3Mbps (8DPSK).
- Fully qualified Bluetooth BT4.2 and support Bluetooth 5.
- Enhanced Data Rate (EDR) compliant for both 2Mbps and 3Mbps supported.
- High speed UART and PCM for Bluetooth.
- Fully functional Bluetooth baseband-AFH, forward error correction, header error control, access code correlation, CRC, encryption bit

- Enhanced radar detection for long and short pulse radar.
- Enhanced AGC scheme for DFS channel.
- 20/40/80Mhz coexistence with middle-packet detection (GI detection) for enhanced CCA.
- ◆ 1 spatial stream STBC reception.
- LDPC transmission and reception for both 802.11n and 802.11ac.
- 256 QAM (MCS 8, 9) modulation, optional support for 802.11ac MCS 9 in 20MHz using LDPC.
- Short guard interval.
- Temporal Ley Integrity Protocol (TKIP)/ Wired Equivalent Privacy (WEP)/ Advanced Encryption Standard (AES)/ Counter-Mode/ CBC-MAC Protocol (CCMP).
- Cipher-Based Message Authentication Code (CMAC)/ WLAN Authentication and Privacy Infrastructure (WAPI).
- External Crystal frequency stream generation, and whitening.
- Adaptive Frequency Hopping (AFH) using Packet Error Rate (PER).
- SCO/ eSCO links with hardware accelerated audio signal processing and hardware supported PPEC algorithm for speech quality improvement.
- Standard Bluetooth power saving mechanisms.
- Automatic ACL packet type selection.
- Full master and slave piconet support.
- Scatternet support.

2

FORM NO.: FR2-015_A Responsible Department: WBU Expiry Date: Forever The information contained herein is the exclusive property of AzureWave and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of AzureWave.



- ◆ Enhanced Power Control (EPC).
- ◆ Channel Quality Driven Data Rate (CQDDR).
- Encryption (AES) support.
- Supports link layer topology to be master and slave (connects up to 16 links).
- ◆ LE Privacy 1.2
- ◆ LE Secure Connection.

- ◆ LE Data Length Extension.
- ♦ 2 Mbps LE
- Direction Finding Connectionless Angle of Departure (AoD).
- Direction Finding Connection oriented
 Angle of Arrival (AoA)



Revision History

Document NO: R2-2358SM-DST-01

Version	Revision Date	DCN NO.	Description	Initials	Approved
0. 1	2018/01/18		Initial Version	N.C. Chen	Chihhao Liao
0. 2	2018/10/18		WLAN Spec update	JM.Pang	Chihhao Liao
0. 3	2018/10/18		Pin Table update	JM.Pang	Chihhao Liao
0. 4	2018/11/21		 Electrical Characteristics Specifications update 	JM.Pang	Chihhao Liao
0. 5	2019/01/16		WLAN Spec update	JM.Pang	Chihhao Liao
0. 6	2019/06/14		1.3 Block Diagram update	JM.Pang	Chihhao Liao
0. 7	2019/07/29		 Update 1.4.3 Bluetooth 2.2 Pin Table 3.4 Power up Timing Sequence 	JM.Pang	Chihhao Liao
0. 8	2019/08/06		Modify3.4 Power up TimingSequence	JM.Pang	Chihhao Liao
Α	2019/08/21	DCN015757	Datasheet format update	JM.Pang	Chihhao Liao
В	2020/06/16	DCN017518	 Removed 3.3V from VDDIO 3.5 Power Consumption update 1.3.4 Operating Conditions update 	JM.Pang	Chihhao Liao
С	2020/11/13	DCN019306	 1.1 Product overview update 1.3.2 WLAN security update 2.2 Pin Table update 3.4.2 UART Interface remove 26 MHz input clock condition 3.4.3 Frequency Reference remove external crystal request 	JM.Pang	Chihhao Liao



Table of Contents

Features	••• 錯誤	!尚未定義書	籤。
Revision History	. 錯誤!	尚未定義書	籤。
Table of Contents	. 錯誤!	尚未定義書	籤。
1. Introduction			6
1.1 Product Overview			_
1.2 Block Diagram			
1.3 Specifications Table			8
1.3.1 General			8
1.3.2 WLAN			8
1.3.3 Bluetooth			10
1.3.4 Operating Conditions			11
2. Pin Definition			12
2.1 Pin Map			12
2.2 Pin Table			13
3. Electrical Characteristics			15
3.1 Absolute Maximum Ratings			15
3.2 Recommended Operating Conditions			15
3.3 Digital IO Pin DC Characteristics			15
3.4 Power up Timing Sequence			16
3.4.1 SDIO Host Interface Specification			17
3.4.2 UART Interface			22
3.4.3 Frequency Reference			24
3.5 Power Consumption*			25
3.5.1 WLAN			25
3.5.2 Bluetooth			25
4. Mechanical Information			27
4.1 Mechanical Drawing			
5. Packaging Information			28



1. Introduction

1.1 Product Overview


AzureWave Technologies, Inc. introduces the pioneer of the IEEE 802.11 a/b/g/n/ac WIFI with Bluetooth 5 combo SDIO and UART Stamp LGA Module --- **AW-CM358SM**. The AW-CM358SM IEEE 802.11 a/b/g/n/ac WIFI with Bluetooth 5 combo module is a highly integrated wireless local area network (WLAN) solution to let users enjoy the digital content through the latest wireless technology without using the extra cables and cords. It combines with Bluetooth 4.2 and provides a complete 2.4GHz Bluetooth system which is fully compliant to Bluetooth 4.2 and v2.1 that supports EDR of 2Mbps and 3Mbps for data and audio communications. It enables a high performance, cost effective, low power, compact solution that easily fits onto the SDIO and UART combo stamp LGA module. Generic interfaces include SDIO 3.0 and high-speed UART interfaces for connecting WLAN and Bluetooth technologies to the host processor.

AW-CM358SM uses Direct Sequence Spread Spectrum (DSSS), Orthogonal Frequency Division Multiplexing (OFDM), BPSK, QPSK, CCK and QAM baseband modulation technologies. A high level of integration and full implementation of the power management functions specified in the IEEE 802.11 standard minimize the system power requirements by using AW-CM358SM. In addition to the support of WPA/WPA2/WPA3 and WEP 64-bit and 128-bit encryption, It also supports the IEEE 802.11i security standard through the implementation of Advanced Encryption Standard (AES)/Counter Mode CBC-MAC Protocol (CCMP), AES/Galois/Counter Mode Protocol (GCMP), Wired Equivalent Privacy (WEP) with Temporal Key Integrity Protocol (TKIP), Advanced Encryption Standard (AES)/Cipher-Based Message Authentication Code (CMAC), and WLAN Authentication and Privacy Infrastructure (WAPI) security mechanisms. For video, voice, and multimedia applications, 802.11e Quality of Service (QoS) is supported. The device also supports 802.11h Dynamic Frequency Selection (DFS) for detecting radar pulses when operating in the 5 GHz range.

Wireless home audio and video entertainment systems including DVT, set-top boxes, blue-ray DVD players, media servers, and gaming consoles. Mobile routers and Internet of Things (IoT) gateways. AW-CM358SM module adopts NXP's latest highly-integrated WLAN & Bluetooth SoC---88W8987. All the other components are implemented by all means to reach the mechanical specification required.



1.2 Block Diagram



AW-CM385SM BLOCK DIAGRAM



1.3 Specifications Table

1.3.1 General

Features	Description
Product Description	IEEE 802.11 a/b/g/n/ac Wi-Fi with Bluetooth 5 combo stamp LGA module
Major Chipset	NXP 88W8987
Host Interface	Wi-Fi: SDIO , BT: UART
Dimension	12 mm X 12mm x 1.65 mm
Package	Stamp LGA module
Antenna	Single (1X1)
Weight	0.5 g

1.3.2 WLAN

Features	Description
WLAN Standard	IEEE802.11 a/b/g/n/ac
WLAN VID/PID	N/A
WLAN SVID/SPID	N/A
	2.4 GHz ISM Bands 2.412-2.472 GHz
	5.15-5.25 GHz (FCC UNII-low band) for US/Canada and Europe
Frequency Rage	5.25-5.35 GHz (FCC UNII-middle band) for US/Canada and Europe
	5.47-5.725 GHz for Europe
	5.725-5.825 GHz (FCC UNII-high band) for US/Canada
	802.11a/g/n/ac: OFDM
Modulation	802.11b: CCK(11, 5.5Mbps), DQPSK(2Mbps), BPSK(1Mbps)
	802.11b:
	USA, Canada and Taiwan – 1 ~ 11
Number of Channels	Most European Countries − 1 ~ 13
	802.11g:
	USA and Canada – 1 ~ 11



Most European Countries − 1 ~ 13

802.11n:

USA and Canada - 1 ~ 11

Most European Countries - 1 ~ 13

802.11a:

USA – 36, 40, 44, 48, 52, 56, 60, 64, 100, 104, 108, 112, 116, 120,

124, 128, 132, 136, 140, 149, 153, 157, 161, 165

2.4G

2.40					
	Min	Тур	Max	Unit	
11b (11Mbps) @EVM<35%	14	16	18	dBm	
11g (54Mbps) @EVM≦-27 dB	12	14	16	dBm	
11n (HT20 MCS7) @EVM≦-28 dB	11	13	15	dBm	
11n (HT40 MCS7) @EVM≦-28 dB	10	12	14	dBm	

Output Power (Board Level Limit)*

5G

	Min	Тур	Max	Unit
11a (54Mbps) @EVM≦-27 dB	11	13	15	dBm
11n (HT20 MCS7) @EVM≦-28 dB	8	10	12	dBm
11n (HT40 MCS7) @EVM≦-28 dB	8	10	12	dBm
11ac (VHT20 MCS8) @EVM≦-30 dB	8	10	12	dBm
11ac (VHT40 MCS9) @EVM≦-32 dB	7	9	11	dBm
11ac (VHT80 MCS9) @EVM≦-32 dB	6	8	10	dBm
2.4G				

Receiver Sensitivity

	Min	Тур	Max	Unit			
11b (11Mbps)		-87	-84	dBm			
11g (54Mbps)		-73	-70	dBm			
11n (HT20 MCS7)		-69	-66	dBm			
11n (HT40 MCS7)		-67	-64	dBm			

5G

	Min	Тур	Max	Unit		

9

FORM NO.: FR2-015_A

Responsible Department: WBU

Expiry Date: Forever

The information contained herein is the exclusive property of AzureWave and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of AzureWave.



	11a (54Mbps)		-71	-68	dBm
	11n (HT20 MCS7)		-67	-64	dBm
	11n (HT40 MCS7)		-63	-60	dBm
	11ac (VHT20 MCS8)		-67	-64	dBm
	11ac (VHT40 MCS9)		-59	-56	dBm
	11ac (VHT80 MCS9)		-55	-52	dBm
Data Rate	WLAN: 802.11b: 1, 2, 5.5, 11Mk 802.11a/g: 6, 9, 12, 18, 802.11ac/n: Maximum c channel),200 Mbps (40 I	24, 36, 48, data rates uj	o to 86.7 Mb	• `	
Security	WPA/WPA2/WPA3 and MAdvanced Encryption St Protocol (CCMP) AES/Galois/Counter Mower Wired Equivalent Privacy (TKIP) Advanced Encryption St Authentication Code (CMWLAN Authentication and Madvanced Encryption and Mathematication	andard (AE de Protocol y (WEP) /Te andard (AE MAC)	S)/Counter I (GCMP) emporal Key S)/Cipher-B	Mode CBC Integrity P ased Mess	-MAC rotocol

^{*} If you have any certification questions about output power please contact FAE directly.

1.3.3 Bluetooth

Features	Description					
Bluetooth Standard	BT4.2+Enhanced Data Rate (EDR)					
Diuelouiii Standard	Bluetooth 5 supp	ort				
Bluetooth VID/PID	N/A					
Frequency Rage	2402MHz~2483N	ИHz				
	Header GFSK					
Modulation	Payload 2M: π/4-DQPSK					
	Payload 3M: 8DI	PSK				
		Min	Тур	Max	Unit	
Output Power	BDR	0	2	4	dBm	
Output I Owel	EDR	-4	-1	1	dBm	
	Low Energy	0	2	4	dBm	
	BT Sensitivity (BER<0.1%)					
		Min	Тур	Max	Unit	
Receiver Sensitivity	GFSK		-88	-86	dBm	
	π/4-DQPSK		-88	-86	dBm	
	8DPSK		-80	-78	dBm	

10

FORM NO.: FR2-015_A

Responsible Department: WBU

The information contained herein is the exclusive property of Azure Ways and shall not be distributed.

Expiry Date: Forever

The information contained herein is the exclusive property of AzureWave and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of AzureWave.




1.3.4 Operating Conditions

Features	Description
Operating Conditions	
Voltage	VBAT: 3.07~3.53
voltago	VIO: 1.8
Operating Temperature	-30 to +85 °C
Operating Humidity	Less than 85%R.H.
Storage Temperature	-40 to +90 °C
Storage Humidity	Less than 60%R.H.
ESD Protection	
Human Body Model	±2KV per MIL-STD-883H Method 3015.8
Changed Device Model	±500V per JEDEC EIA/JESD22-C101E



2. Pin Definition

2.1 Pin Map



AW-CM358SM Bottom View Pin Map



2.2 Pin Table

1 GND Ground. GND 2 WL_BT_ANT WLAN/BT RF TX/RX path. GND 3 GND Ground. GND 4 NC Floating Pin, No connect to anything. Floating 5 NC Floating Pin, No connect to anything. Floating 6 T Host wake-up Bluetooth device I 7 BT_WAKE_B T Host wake-up Host T GND 8 NC Floating Pin, No connect to anything. Floating 9 VBAT 3.3V power pin 3.3V VCC 10 NC Floating Pin, No connect to anything. Floating 11 NC Floating Pin, No connect to anything. Floating 12 PDN 1 Floating Pin, No connect to anything. Floating 14 SDIO_DATA2 SDIO Data Line 2 I/O 15 SDIO_DATA3 SDIO Data Line 3 I/O 16 SDIO_DATA3 SDIO Data Line 3 I/O 17 SDIO_CKM SDIO Clock Input I I 18 SDIO_DATA0 SDIO Data Line 0 I/O 19 SDIO_DATA1 SDIO Data Line 1 I/O 19 SDIO_DATA1 SDIO Data Line 1 I/O 19 SDIO_DATA1 SDIO Data Line 0 I/O 19 SDIO_DATA1 SDIO Data Line 1 I/O 20 GND Ground. GND 21 VIN_LDO_OUT Switch Node of Internal DC-DC convertor 1.8V VCC 23 VIN_LDO DC-DC convertor to supply AVDD18 of IC 1.8V VCC 24 SUSCLK IN External 32K or RTC clock I/O 25 BT_PCM_OUT PCM data out OR SUC Synchronization control OR IIIO SIO Sioning Pin, No connect to anything. Floating 30 NC Floating Pin, No connect to anything. Floating	Pin No	Definition	Basic Description	Voltage	Туре
3 GND Ground. GND 4 NC Floating Pin, No connect to anything. Floating 5 NC Floating Pin, No connect to anything. Floating 6 HOST_WAKE_B T 7 BT_WAKE_HOS T 8 NC Floating Pin, No connect to anything. Floating 9 VBAT 3.3V power pin 3.3V VCC 10 NC Floating Pin, No connect to anything. Floating 11 NC Floating Pin, No connect to anything. Floating 12 PDN 0 Floating Pin, No connect to anything. Floating 13 WL_HOST_WAK E 14 SDIO_DATA2 SDIO Data Line 2 15 SDIO_DATA3 SDIO Data Line 2 16 SDIO_CMD SDIO Command Input 17 SDIO_CLK SDIO Clock Input 18 SDIO_DATA0 SDIO Data Line 0 19 SDIO_DATA1 SDIO Data Line 0 19 SDIO_DATA1 SDIO Data Line 0 19 SDIO_DATA1 SDIO Data Line 1 20 GND Ground. GND 21 VIN_LDO_OUT Switch Node of Internal DC-DC convertor 22 VDDIO 1.8V VDDIO supply for WLAN and Bluetooth 1.8V VCC 23 VIN_LDO DC-DC convertor to supply AVDD18 of IC 1.8V VCC 24 SUSCLK_IN External 32K or RTC clock 25 BT_PCM_OUT PCM data out 26 BT_PCM_CLK PCM Clock 27 BT_PCM_SYNC PCM Synchronization control 28 NC Floating Pin, No connect to anything. Floating 30 NC Floating Pin, No connect to anything. Floating	1	GND	Ground.		= =
GND GND Ground. Floating Pin, No connect to anything. Floating Power up/ down internal regulators. Floating Pin, No connect to anything.	2	WL BT ANT	WLAN/BT RF TX/RX path.		RF
4 NC Floating Pin, No connect to anything. Floating Floating Floating Pin, No connect to anything. Floating Floating Floating Pin, No connect to anything. 6 HOST_WAKE_B T Host wake-up Bluetooth device I 7 BT_WAKE_HOS Bluetooth device to wake-up Host O 8 NC Floating Pin, No connect to anything. Floating Power up/ down internal regulators. 12 PDn Floating Pin, No connect to anything. Floating Power up/ down internal regulators. 13 WL_HOST_WAK E Poful Power-down mode 1 = normal mode Default pull high in module internal Power up/ down internal			·		GND
5 NC Floating Pin, No connect to anything. 6 HOST_WAKE_B T 7 BT_WAKE_HOS T 8 NC Floating Pin, No connect to anything. 9 VBAT 3.3V power pin 10 NC Floating Pin, No connect to anything. 11 NC Floating Pin, No connect to anything. 12 PDN			Floating Pin. No connect to anything.		Floating
HOST_WAKE_B T BT_WAKE_HOS T BT_WAKE_HOS T BIUetooth device to wake-up Host T BIUETOOTH device to wake-up Host T BIUETOOTH device to wake-up Host O NC Floating Pin, No connect to anything. Floating Floating Floating Pin, No connect to anything. Floating					
T Bluetooth device to wake-up Host NC Floating Pin, No connect to anything. Floating Pin, No connect to anything. NC Floating Pin, No connect to anything. Floating Pin, No connect to anything. Floating Power up/ down internal regulators. Floating Power up/ down internal Power up/ down		HOST_WAKE_B			I
9 VBAT 3.3V power pin 3.3V VCC 10 NC Floating Pin, No connect to anything. Floating 11 NC Floating Pin, No connect to anything. Floating Power up/ down internal regulators. 0 = full power-down mode 1 = normal mode Default pull high in module internal 13 WL_HOST_WAK E WLAN to wake-up HOST 0 14 SDIO_DATA2 SDIO Data Line 2 I/O 15 SDIO_DATA3 SDIO Data Line 3 I/O 16 SDIO_CMD SDIO Command Input I/O 17 SDIO_CLK SDIO Clock Input I 18 SDIO_DATA0 SDIO Data Line 0 I/O 19 SDIO_DATA1 SDIO Data Line 1 I/O 20 GND Ground. GND 21 VIN_LDO_OUT Switch Node of Internal DC-DC convertor 1.8V VCC 22 VDDIO 1.8V VDDIO supply for WLAN and Bluetooth 1.8V VCC 23 VIN_LDO DC-DC convertor to supply AVDD18 of IC 1.8V VCC 24 SUSCLK_IN External 32K or RTC clock I 25 BT_PCM_OUT PCM data out 26 BT_PCM_CLK PCM Clock I/O 27 BT_PCM_IN PCM data Input 28 BT_PCM_SYNC PCM Synchronization control O 29 NC Floating Pin, No connect to anything. Floating	7		Bluetooth device to wake-up Host		0
10 NC Floating Pin, No connect to anything. Floating 11 NC Floating Pin, No connect to anything. Floating Power up/ down internal regulators. 0 = full power-down mode 1 = normal mode Default pull high in module internal 13 WL_HOST_WAK E WLAN to wake-up HOST O 14 SDIO_DATA2 SDIO Data Line 2 I/O 15 SDIO_DATA3 SDIO Data Line 3 I/O 16 SDIO_CMD SDIO Command Input I7 SDIO_CLK SDIO Clock Input I8 SDIO_DATA0 SDIO Data Line 0 I/O 19 SDIO_DATA1 SDIO Data Line 0 I/O 19 SDIO_DATA1 SDIO Data Line 1 I/O 20 GND Ground. GND 21 VIN_LDO_OUT Switch Node of Internal DC-DC convertor 1.8V VCC 22 VDDIO 1.8V VDDIO supply for WLAN and Bluetooth 1.8V VCC 23 VIN_LDO DC-DC convertor to supply AVDD18 of IC 1.8V VCC 24 SUSCLK_IN External 32K or RTC clock I 25 BT_PCM_OUT PCM data out CC BT_PCM_CLK PCM Clock I/O 27 BT_PCM_IN PCM data Input 28 BT_PCM_SYNC PCM Synchronization control O 29 NC Floating Pin, No connect to anything. Floating	8	NC	Floating Pin, No connect to anything.		Floating
11 NC Floating Pin, No connect to anything. Power up/ down internal regulators. 0 = full power-down mode 1 = normal mode Default pull high in module internal 13 WL_HOST_WAK E WLAN to wake-up HOST 14 SDIO_DATA2 SDIO Data Line 2 I/O 15 SDIO_DATA3 SDIO Data Line 3 I/O 16 SDIO_CMD SDIO Command Input 17 SDIO_CLK SDIO Clock Input 18 SDIO_DATA0 SDIO Data Line 0 I/O 19 SDIO_DATA1 SDIO Data Line 1 I/O 20 GND Ground. 21 VIN_LDO_OUT Switch Node of Internal DC-DC convertor 1.8V VCC 22 VDDIO 1.8V VDDIO supply for WLAN and Bluetooth 1.8V VCC 23 VIN_LDO DC-DC convertor to supply AVDD18 of IC 1.8V VCC 24 SUSCLK_IN External 32K or RTC clock I 25 BT_PCM_OUT PCM data out O 26 BT_PCM_CLK PCM Clock I/O 27 BT_PCM_IN PCM data Input 28 BT_PCM_SYNC PCM Synchronization control O 29 NC Floating Pin, No connect to anything. Floating	9	VBAT	3.3V power pin	3.3V	VCC
PDN	10	NC	Floating Pin, No connect to anything.		Floating
12 PDn	11	NC	Floating Pin, No connect to anything.		Floating
E WLAN to Wake-up HOS1 14 SDIO_DATA2 SDIO Data Line 2 I/O 15 SDIO_DATA3 SDIO Data Line 3 I/O 16 SDIO_CMD SDIO Command Input I/O 17 SDIO_CLK SDIO Clock Input I 18 SDIO_DATA0 SDIO Data Line 0 I/O 19 SDIO_DATA1 SDIO Data Line 1 I/O 20 GND Ground. GND 21 VIN_LDO_OUT Switch Node of Internal DC-DC convertor 1.8V VCC 22 VDDIO 1.8V VDDIO supply for WLAN and Bluetooth 1.8V VCC 23 VIN_LDO DC-DC convertor to supply AVDD18 of IC 1.8V VCC 24 SUSCLK_IN External 32K or RTC clock I 25 BT_PCM_OUT PCM data out O 26 BT_PCM_CLK PCM Clock I/O 27 BT_PCM_IN PCM data Input I 28 BT_PCM_SYNC PCM Synchronization control O 29 NC Floating Pin, No connect to anything. Floating	12	PDn	0 = full power-down mode 1 = normal mode		I
15 SDIO_DATA3 SDIO Data Line 3	13		WLAN to wake-up HOST		0
16 SDIO_CMD SDIO Command Input I/O 17 SDIO_CLK SDIO Clock Input I 18 SDIO_DATA0 SDIO Data Line 0 I/O 19 SDIO_DATA1 SDIO Data Line 1 I/O 20 GND Ground. GND 21 VIN_LDO_OUT Switch Node of Internal DC-DC convertor 1.8V VCC 22 VDDIO 1.8V VDDIO supply for WLAN and Bluetooth 1.8V VCC 23 VIN_LDO DC-DC convertor to supply AVDD18 of IC 1.8V VCC 24 SUSCLK_IN External 32K or RTC clock I 25 BT_PCM_OUT PCM data out O 26 BT_PCM_CLK PCM Clock I/O 27 BT_PCM_IN PCM data Input 28 BT_PCM_SYNC PCM Synchronization control O 29 NC Floating Pin, No connect to anything. Floating	14	SDIO_DATA2	SDIO Data Line 2		I/O
17 SDIO_CLK SDIO Clock Input 18 SDIO_DATA0 SDIO Data Line 0 19 SDIO_DATA1 SDIO Data Line 1 20 GND Ground. 21 VIN_LDO_OUT Switch Node of Internal DC-DC convertor 22 VDDIO 1.8V VDDIO supply for WLAN and Bluetooth 23 VIN_LDO DC-DC convertor to supply AVDD18 of IC 24 SUSCLK_IN External 32K or RTC clock 25 BT_PCM_OUT PCM data out 26 BT_PCM_CLK PCM Clock 27 BT_PCM_IN PCM data Input 28 BT_PCM_SYNC PCM Synchronization control 29 NC Floating Pin, No connect to anything. 30 NC Floating Pin, No connect to anything. Floating	15	SDIO_DATA3	SDIO Data Line 3		1/0
18 SDIO_DATA0 SDIO Data Line 0 19 SDIO_DATA1 SDIO Data Line 1 20 GND Ground. 21 VIN_LDO_OUT Switch Node of Internal DC-DC convertor 22 VDDIO 1.8V VDDIO supply for WLAN and Bluetooth 23 VIN_LDO DC-DC convertor to supply AVDD18 of IC 24 SUSCLK_IN External 32K or RTC clock 25 BT_PCM_OUT PCM data out 26 BT_PCM_CLK PCM Clock 27 BT_PCM_IN PCM data Input 28 BT_PCM_SYNC PCM Synchronization control 29 NC Floating Pin, No connect to anything. 30 NC Floating Pin, No connect to anything. Floating	16	SDIO_CMD	SDIO Command Input		1/0
19 SDIO_DATA1 SDIO Data Line 1 20 GND Ground. 21 VIN_LDO_OUT Switch Node of Internal DC-DC convertor 1.8V VCC 22 VDDIO 1.8V VDDIO supply for WLAN and Bluetooth 1.8V VCC 23 VIN_LDO DC-DC convertor to supply AVDD18 of IC 1.8V VCC 24 SUSCLK_IN External 32K or RTC clock I 25 BT_PCM_OUT PCM data out O 26 BT_PCM_CLK PCM Clock I/O 27 BT_PCM_IN PCM data Input I 28 BT_PCM_SYNC PCM Synchronization control O 29 NC Floating Pin, No connect to anything. Floating 30 NC Floating Pin, No connect to anything.	17	SDIO_CLK	SDIO Clock Input		I
GND Ground. GND VIN_LDO_OUT Switch Node of Internal DC-DC convertor VIN_LDO_OUT Switch Node of Internal DC-DC convertor VIN_LDO 1.8V VDDIO supply for WLAN and Bluetooth 1.8V VCC VIN_LDO DC-DC convertor to supply AVDD18 of IC VCC VIN_LDO DC-DC convertor to supply AVDD18 of IC VCC VIN_LDO DC-DC convertor to supply AVDD18 of IC VCC VIN_LDO DC-DC convertor to supply AVDD18 of IC VCC VIN_LDO DC-DC convertor to Supply AVDD18 of IC VCC VIN_LDO DC-DC CONVERTOR IN VCC VCC VIN_LDO DC-DC CONVERTOR IN VCC VCC VIN_LDO VCC	18	SDIO_DATA0	SDIO Data Line 0		I/O
21VIN_LDO_OUTSwitch Node of Internal DC-DC convertor1.8VVCC22VDDIO1.8V VDDIO supply for WLAN and Bluetooth1.8VVCC23VIN_LDODC-DC convertor to supply AVDD18 of IC1.8VVCC24SUSCLK_INExternal 32K or RTC clockI25BT_PCM_OUTPCM data outO26BT_PCM_CLKPCM ClockI/O27BT_PCM_INPCM data InputI28BT_PCM_SYNCPCM Synchronization controlO29NCFloating Pin, No connect to anything.Floating30NCFloating Pin, No connect to anything.Floating	19	SDIO_DATA1	SDIO Data Line 1		I/O
22VDDIO1.8V VDDIO supply for WLAN and Bluetooth1.8VVCC23VIN_LDODC-DC convertor to supply AVDD18 of IC1.8VVCC24SUSCLK_INExternal 32K or RTC clockI25BT_PCM_OUTPCM data outO26BT_PCM_CLKPCM ClockI/O27BT_PCM_INPCM data InputI28BT_PCM_SYNCPCM Synchronization controlO29NCFloating Pin, No connect to anything.Floating30NCFloating Pin, No connect to anything.Floating	20	GND	Ground.		GND
VIN_LDO DC-DC convertor to supply AVDD18 of IC VCC VCC VCC VCC VCC VCC VCC	21	VIN_LDO_OUT	Switch Node of Internal DC-DC convertor	1.8V	VCC
24 SUSCLK_IN External 32K or RTC clock I 25 BT_PCM_OUT PCM data out O 26 BT_PCM_CLK PCM Clock I/O 27 BT_PCM_IN PCM data Input I 28 BT_PCM_SYNC PCM Synchronization control O 29 NC Floating Pin, No connect to anything. Floating 30 NC Floating Pin, No connect to anything. Floating	22	VDDIO	1.8V VDDIO supply for WLAN and Bluetooth	1.8V	VCC
25 BT_PCM_OUT PCM data out 26 BT_PCM_CLK PCM Clock I/O 27 BT_PCM_IN PCM data Input 28 BT_PCM_SYNC PCM Synchronization control 29 NC Floating Pin, No connect to anything. Floating 30 NC Floating Pin, No connect to anything. Floating	23	VIN_LDO	DC-DC convertor to supply AVDD18 of IC	1.8V	VCC
26 BT_PCM_CLK PCM Clock I/O 27 BT_PCM_IN PCM data Input I 28 BT_PCM_SYNC PCM Synchronization control O 29 NC Floating Pin, No connect to anything. Floating 30 NC Floating Pin, No connect to anything. Floating	24	SUSCLK_IN	External 32K or RTC clock		I
27 BT_PCM_IN PCM data Input 28 BT_PCM_SYNC PCM Synchronization control 29 NC Floating Pin, No connect to anything. Floating 30 NC Floating Pin, No connect to anything. Floating	25	BT_PCM_OUT	PCM data out		0
28 BT_PCM_SYNC PCM Synchronization control O 29 NC Floating Pin, No connect to anything. Floating 30 NC Floating Pin, No connect to anything. Floating	26	BT_PCM_CLK	PCM Clock		1/0
29 NC Floating Pin, No connect to anything. Floating 30 NC Floating Pin, No connect to anything. Floating	27	BT_PCM_IN	PCM data Input		I
30 NC Floating Pin, No connect to anything. Floating	28	BT_PCM_SYNC	PCM Synchronization control		0
	29	NC	Floating Pin, No connect to anything.		Floating
31 GND Ground. GND	30	NC	Floating Pin, No connect to anything.		Floating
J. J	31	GND	Ground.		GND
32 NC Floating Pin, No connect to anything. Floating	32	NC	Floating Pin, No connect to anything.		Floating
33 GND Ground. GND	33	GND	Ground.		GND
34 NC Floating Pin, No connect to anything. Floating	34	NC	Floating Pin, No connect to anything.		Floating
35 NC Floating Pin, No connect to anything. Floating	35	NC	Floating Pin, No connect to anything.		Floating



36	GND	Ground.	G	SND
37	NC	Floating Pin, No connect to anything.	F	loating
38	NC	Floating Pin, No connect to anything.	F	loating
39	HOST_WL_WAK	Host wake-up WLAN device	F	loating
40	NC	Floating Pin, No connect to anything.	F	loating
41	UART_RTS_N	High-Speed UART RTS	C)
42	UART_TXD	High-Speed UART Data Out	C)
43	UART_RXD	High-Speed UART Data In	I	
44	UART_CTS_N	High-Speed UART CTS	I	
45	TP1 (NC)	Floating Pin, No connect to anything.	F	loating
46	TP2 (NC)	Floating Pin, No connect to anything.	F	loating
47	TP3 (NC)	Floating Pin, No connect to anything.	F	loating



3. Electrical Characteristics

3.1 Absolute Maximum Ratings

Symbol	Parameter	Minimum	Typical	Maximum	Unit
VDD33	DC supply for the 3.3V input	2.5	3.3	4.0	V
VDDIO	DC supply voltage for digital I/O		1.8	2.2	V

3.2 Recommended Operating Conditions

Symbol	Parameter	Minimum	Typical	Maximum	Unit
VDD33	DC supply for the 3.3V input	3.07	3.3	3.53	٧
VDDIO	DC supply voltage for digital I/O	1.67	1.8	1.98	V

3.3 Digital IO Pin DC Characteristics


Symbol	Parameter	Minimum	Typical	Maximum	Unit			
Digital I/C	Digital I/O pins, VDDIO=1.8V							
ViH	Input high voltage	1.26	-	2.2	V			
VIL	Input low voltage	-0.4	-	0.54	V			
Vон	Output High Voltage	1.4	-	-	V			
Vol	Output Low Voltage	-	-	0.4	V			



3.4 Power up Timing Sequence

Power-up Sequence

VDDIO/Pdn no specific time requirement, just need to follow up the power on sequence waveform.



Power-down Sequence

The table is AW-CM358SM module power down sequence, the maximum ramp-down time for PDn from VBAT assertion is 10ms.VBAT must be asserted a minimum of 100 ms to guarantee that PDn are discharged to less than 0.2V for the POR generate properly after VBAT is deasserted.





3.4.1 SDIO Host Interface Specification

The AW-CM358SM supports a SDIO device interface that conforms to the industry SDIO Full-Speed card specification and allows a host controller using the SDIO bus protocol to access the Wireless SoC device.

The AW-CM358SM acts as the device on the SDIO bus. The host unit can access registers of the SDIO interface directly and can access shared memory in the frvice through the use of BARs and a DMA engine.

- Support SDIO 3.0 Standard.
- On-chip memory used for CIS.
- Supports 4-bit SDIO and 1-bit SDIO transfer modes.
- Special interrupt register for information exchange.


SDIO Interface Signals

AW-CM358SM SDIO Pin Name	Туре	Description
SDIO_DATA_CLK	I	SDIO 4-bit mode: Clock SDIO 1-bit mode: Clock
SDIO_DATA_CMD	I/O	SDIO 4-bit mode: Command line SDIO 1-bit mode: Command line
SDIO_DATA_3	I/O	SDIO 4-bit mode: Data line Bit[3] SDIO 1-bit mode: Not used
SDIO_DATA_2	I/O	SDIO 4-bit mode: Data line Bit[2] or Read Wait (optional) SDIO 1-bit mode: Read Wait (optional)
SDIO_DATA_1	I/O	SDIO 4-bit mode: Data line Bit[1] SDIO 1-bit mode: Interrupt
SDIO_DATA_0	I/O	SDIO 4-bit mode: Data line Bit[0] SDIO 1-bit mode: Data line




Default Speed, High-Speed Modes

SDIO Protocol Timing Diagram - Default Speed Mode



SDIO Protocol Timing Diagram - High Speed Mode



SDIO Timing Data- Default Speed, High-Speed Modes

Symbol	Parameter	Condition	Min	Max	Unit s
f	CLK Frequency	Normal	0	25	MHz
f _{pp}	CLN Frequency	High Speed	0	50	IVIITIZ
4	CL K law Time	Normal	10	-	
tw∟	CLK low Time	High Speed	7	-	
4	CLV High Time	Normal	10	-	
twH	CLK High Time	High Speed	7	-	ns
4		Normal	5	-	
t ısu	Input Setup Time	High Speed	6	-	

18

FORM NO.: FR2-015_ A

Responsible Department: WBU

Expiry Date: Forever


The information contained herein is the exclusive property of AzureWave and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of AzureWave.



tıн	Input Hold Time	Normal	5	-
	Input Hold Time	High Speed	2	-
4	Output Dalay Time	Normal	-	14
todly	Output Delay Time	High Speed	-	14
Тон	Output hold time	High Speed	2.5	

- 1. For SDIO 2.0 running at 50MHz clock frequency, only 1.8V is supported.
- 2. For SDIO 2.0 running at 25MHz clock frequency, 1.8V is supported.

SDIO Protocol Timing Diagram – SDR12, SDR25, SDR50 Modes (up to 100MHz) (1.8V)




SDIO Timing Data-SDR12, SDR25, SDR50 Modes (up to 100MHz) (1.8V)

Symbol	Parameter	Condition	Min	Тур	Max	Units
f_pp	CLK Frequency	SDR12/25/50	25	-	100	MHz
Tıs	Input setup time	SDR12/25/50	3	ı	-	ns
Тін	Input hold time	SDR12/25/50	0.8	-	-	ns
Tclk	Clock time	SDR12/25/50	10	-	40	ns
TCR, TCF	Rise time, fall time	SDR12/25/50	-	-	0.2*T _{CLK}	ns
Todly	Output delay time	SDR12/25/50	-	-	7.5	ns
Тон	Output hold time	SDR12/25/50	1.5	-	-	ns




SDIO Protocol Timing Diagram – SDR104 Mode (208MHz)



SDIO Timing Data- SDR104 Mode (208MHz)

Symbol	Parameter	Condition	Min	Тур	Max	Units
f_{pp}	CLK Frequency	SDR104	0	-	208	MHz
Tıs	Input setup time	SDR104	1.4	-	-	ns
TiH	Input hold time	SDR104	0.8	-	-	ns
Tclk	Clock time	SDR104	4.8	-		ns
Tcr, Tcf	Rise time, fall time	SDR104	ı	-	0.2*T _{CLK}	ns
T _{ODLY}	Output delay time	SDR104	0	-	10	ns
Тон	Output hold time	SDR104	2.88	-	-	ns

SDIO CMD Timing Diagram – DDR50 Mode (50MHz)



FORM NO.: FR2-015_ A

Responsible Department: WBU


20

Expiry Date: Forever

The information contained herein is the exclusive property of AzureWave and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of AzureWave.



SDIO SAT [3:0] Timing Diagram – SDR50 Mode (50MHz)



SDIO Timing Data- DDR50 Mode (50MHz)

Symbol	Parameter	Condition	Min	Тур	Max	Units		
Clock								
T _{CLK}	Clock time	DDR50	20	-	-	ns		
T _{CR} , T _{CF}	Rise time, fall time	DDR50	-	-	0.2*Тськ	Ns		
Clock Duty		DDR50	45	-	55	%		
CMD Input								
Tıs	Input setup time	DDR50	6	-	-	ns		
Тін	Input hold time	DDR50	8.0	-	-	ns		
CMD Output								
T _{ODLY}	Output delay time during data transfer mode	DDR50	-	-	13.7	ns		
Tohld	Output hold time	DDR50	1.5	-	-	ns		
DAT [3:0] Inp	ut							
T _{IS2X}	Input hold time	DDR50	3	-	-	ns		
T _{IH2X}	Input hold time	DDR50	8.0	-	-	ns		
DAT [3:0] Ou	DAT [3:0] Output							
Todly2X(max)	Output delay time during data transfer mode	DDR50	-	-	7	ns		
T _{ODLY2X(min)}	Output hold time	DDR50	1.5	-	-	ns		



3.4.2 UART Interface

High-Speed UART interface

The AW-CM358SM supports a high-speed Universal Asynchronous Receiver/ Transmitter (UART) interface, compliant to the industry standard 16550 specification.

- FIFO mode permanently selected for transmit and receive operations.
- 2 pins for transmit and receive operations.
- 2 flow control pins.
- Interrupt triggers for low-power, internal CPU (for debug purposes).
- Support diagnostic tests.
- Support data input/ output operations for peripheral devices connected through a standard UART interface.

UART Interface Signals

Pin Number	Signal Name	16550 Standard Name	Туре	Description
42	UART_SOUT	SOUT	0	Serial data
43	UART_SIN	SIN	I	Serial data
44	UART_CTSn	CTSn	I	Clear To Send
41	UART_RTSn	RTSn	0	Request To Send


UART Baud Rates Supported

Baud Rate				
1200	38400	460800	1500000	3000000
2400	57600	500000	1843200	3250000
4800	76800	921600	2000000	3692300
9600	115200	1000000	2100000	4000000
19200	230400	1382400	2764800	-



The UART Tx and Rx pins are powered from the VDDIO voltage supply.

UART Timing Diagram



UART Timing Data

Symbol	Parameter	Condition	Min	Тур	Max	Units
TBAUD	Baud rate	38.4MHz input clock	250	-	-	ns



3.4.3 Frequency Reference

An external crystal is used for generating all radio frequencies and normal operation clocking. As an alternative, an external frequency reference driven by a temperature-compensated crystal oscillator (TCXO) signal may be used. No software settings are required to differentiate between the two. In addition, a low-power oscillator (LPO) is provided for lower power mode timing.

External 32.768KHz Low-Power Oscillator

Symbol	Parameter	Min	Тур	Max	Units
CLK	Clock frequency range/ accuracy CMOS input clock signal type ±250 ppm (initial, aging, temperature)	-	32.768	-	kHz
V _{IH}	Input levels, where VDDIO=1.8, 3.3V	0.7*VDDIO	-	VDDIO_0.4	V
VIL	for VIH, VIL	-0.4	-	0.3*VDDIO	V
PN	Phase noise requirement (@ 100KHz)	-	-125	-	dBc/Hz
Jc	Cycle jitter	-	1.5	-	ns (RMS)
SR	Slew rate limit (10-90%)	-		100	ns
DC	Duty cycle tolerance	20	-	80	%

The AW-CM358SM module crystal specifications



3.5 Power Consumption*

3.5.1 WLAN

No.	Item			VBAT_IN=3.3 V				
NO.				Max.			Avg.	
1	Power Down*(1)(2)			1.0mA		0	0.92mA	
2	Sleep *(2)(4) (Not associated with AP)			1.3mA		1.2mA		
3	Power Save (2.4GHz)*			49.5mA		2	2.4mA	
4	Power Save (5GHz)*(2) (3)(4)			80.4mA		2	2.1mA	
Band (GHz)		BW	RF Power (dBm)	Transmit				
	Mode	(MHz)		Max.	A	vg.	Duty(%) (Mean)	
	11b@1Mbps	20	16	287	161		67	
2.4	11b@11Mbps	20	16	277	1	63	65	
2.4	11g@54Mbps	20	14	191	120		52	
	11n@MCS7	40	12	98	Ļ	57	36	
	11a@6Mbps	20	13	247	143		64	
	11a@54Mbps	20	13	198		30	53	
	11n@MCS7	40	10	112		74	16	
5	11ac@MCS0	20	10	217		29	48	
	11ac@MCS9	40	9	103			42	
	11ac@MCS0 NSS1	80	8	212			55	
	11ac@MCS9 NSS1	80	8	93		76 2		
Band	Mode	BW(MHz)		Receive				
(GHz)			<u> </u>	Max.			Avg.	
2.4	11b@1Mbps	20		57			55	
	11n@MCS7 40			64		63		
5	11a@6Mbps	20		71		69		
	11ac@MCS8 NSS1	20		73		72		
	11ac@MCS9 NSS1	40		85		84		
	11ac@MCS9 NSS1	80		98		95		

^{*}Current Unit: mA

- (1) WLAN and Bluetooth off (WL_REG_ON=LOW, #hciconfig hciX down)
- (2) Using normal firmware.
- (3) Link AP use ASUS RT-AC66U, DTIM = 1, Beacon Interval = 100 ms
- (4) WLAN Initial value is too high, in SD-UART mode, BT power save mode is Active, About this issue, Please refer below bring up commend: modprobe cfg80211

insmod mlan.ko

insmod sd8987.ko cal_data_cfg=none fw_name=mrvl/sdio8xxx_uart_combo_pxx.bin

insmod hci_uart.ko ps_mode=1

hciattach /dev/ttyUSB0 any 115200 flow

^{*} The power consumption is based on Azurewave test environment, these data for reference only.



3.5.2 Bluetooth

No.	Mode	Packet Type	RF Power	VBAT_IN=3.3 V		
			(dBm)	Max.	Avg.	
1	Play Music*(1)	A2DP	n/a	21.6	12	
2	Transmit*(2)	DH5	4	68.9	62.8	
3	Receive*(2)	3-DH5	n/a	61.4	57.3	

^{*}Current Unit: mA


- 1. Using Normal Firmware
- 2. Using MFG Firmware

^{*} The power consumption is based on Azurewave test environment, these data for reference only.



4. Mechanical Information

4.1 Mechanical Drawing




TOLERANCES UNLESS OTHERWISE SPECIFIED: ±0. Imm




5. Packaging Information

- 1. One reel can pack 1,500pcs 12x12 stamp LGA modules
- 2. One production label is pasted on the reel, one desiccant and one humidity indicator card are put on the reel




3. One reel is put into the anti-static moisture barrier bag, and then one label is pasted on the bag




4. A bag is put into the anti-static pink bubble wrap






One anti-static pink bubble wrap

5. A bubble wrap is put into the inner box and then one label is pasted on the inner box



6. 5 inner boxes could be put into one carton



7. Sealing the carton by AzureWave tape





8. One carton label and one box label are pasted on the carton. If one carton is not full, one balance label pasted on the carton

