

High-performance Clock Generator Series

3ch Clock Generators for Digital Cameras





BU2394KN, BU2396KN

No.09005EAT02

Description

These clock generators are an IC generating three types of clocks – CCD, USB, and VIDEO clocks – necessary for digital still camera systems and digital video camera systems, with a single chip through making use of the PLL technology. Generating these clocks with a single chip allows for the simplification of clock system, little space occupancy, reduction in the number of components used for mobile camera equipment, which is becoming increasingly downsized and less costly.

Features

- 1) Connecting a crystal oscillator generates multiple clock signals with a built-in PLL.
- 2) The CCD clock provides switching selection outputs.
- 3) Providing the output of low period-jitter clock.
- 4) Incorporating compact package VQFN20 most suited for mobile devices.
- 5) Single power supply of 3.3 V

Applications

Generation of clocks used in digital still camera and digital video camera systems

Lineup

Parameter	BU2394KN	BU2396KN
Supply voltage	3.0V ~ 3.6V	3.0V ~ 3.6V
Operating temperature range	-5 ∼ +70°C	-5 ∼ +70°C
Poterance input clock	14.318182MHz	12.000000MHz
Reference input clock	28.636363MHz	
	135.000000MHz	36.000000MHz
Output CCD clock	110.000000MHz	30.000000MHz
Output CCD clock	108.000000MHz	24.000000MHz
	98.181818MHz	
Output USB clock	48.008022MHz	12.000000MHz
Output VIDEO clock	14.318182MHz	
Output VIDEO clock	17.734450MHz	27.000000MHz

● Absolute Maximum Ratings (Ta=25°C)

Absolute maximum ratings (1a-	Absolute Maximum Ratings (14-25 0)					
Parameter	Symbol	Limit	Unit			
Supply voltage	VDD	-0.5 ~ 7.0	V			
Input voltage	VIN	-0.5 ~ VDD+0.5	V			
Storage Temperature range	Tstg	-30 ~ 125	°C			
Power dissipation	PD	530	mW			

^{*1} Operating temperature is not guaranteed.

Recommended Operating Range

<u> </u>			
Parameter	Symbol	Limit	Unit
Supply voltage	VDD	3.0 ~ 3.6	V
Input H voltage	VINH	0.8VDD ~ VDD	V
Input L voltage	VINL	0.0 ~ 0.2VDD	V
Operating temperature	Topr	-5 ~ 70	လိ
Output load	CL	15(MAX)	pF

^{*2} In the case of exceeding Ta = 25° C, 5.3mW should be reduced per 1° C.

^{*3} The radiation-resistance design is not carried out.

^{*4} Power dissipation is measured when the IC is mounted to the printed circuit board.

Electrical characteristics

BU2394KN(VDD=3.3V, Ta=25°C, unless otherwise specified.)

XTAL_SEL=H with crystal oscillator at a frequency of 28.636363 MHz, while XTAL_SEL=L at 14.318182 MHz

Б ,			Limit	,		Condition
Parameter	Symbol	Min.	Тур.	Max.	Unit	Condition
[Action circuit current]	IDD	_	45	60	mA	At no load
[Output H voltage]						
CLK1	VOH1	VDD-0.5	VDD-0.2	_	V	When current load = - 9.0mA
CLK2	VOH2	VDD-0.5	VDD-0.2	_	V	When current load = - 7.0mA
REF_CLK	VOHR	VDD-0.5	VDD-0.2	_	V	When current load = - 4.5mA
[Output L voltage]						
CLK1	VOL1	_	0.2	0.5	V	When current load =11mA
CLK2	VOL2	_	0.2	0.5	V	When current load =9.0mA
REF_CLK	VOLR	_	0.2	0.5	V	When current load =5.5mA
[Pull-Up resistance value]]	T				
FS1, FS2, FS3, CLK2ON, XTAL_SEL	Pull-Up R	125	250	375	Ω	Specified by a current value running when a voltage of 0V is applied to a measuring pin.(R=VDD/I)
[Output frequency]						
CLK1 FS2:H FS3:H	Fclk1-1	_	135.000000	_	MHz	XTAL × (1188/63)/2
CLK1 FS2:H FS3:L	Fclk1-2	_	108.000000	_	MHz	XTAL × (1056/70)/2
CLK1 FS2:L FS3:L	Fclk1-3	_	98.181818	-	MHz	XTAL × (864/63)/2
CLK1 FS2:L FS3:H	Fclk1-4	_	110.000000	_	MHz	XTAL × (968/63)/2
CLK2	Fclk2-2	_	48.008022	-	MHz	XTAL × (228/17)/4
REF_CLK FS1:H	Fref1-1	_	14.318182	_	MHz	XTAL Output
REF_CLK FS1:L	Fref1-2	_	17.734450	_	MHz	XTAL × (706/57)/10
[Output waveform]	T	T				
Duty1 100MHz or less	Duty1	45	50	55	%	Measured at a voltage of 1/2 of VDD
Duty2 100MHz or more	Duty2	_	50	_	%	Measured at a voltage of 1/2 of VDD
Rise time	Tr	_	2.5	_	nsec	Period of transition time required for the output to reach 80% from 20% of VDD.
Fall time	Tf	_	2.5	_	nsec	Period of transition time required for the output to reach 20% from 80% of VDD.
[Jitter]						
Period-Jitter 1 σ	P-J1σ	_	30	_	psec	* 1
Period-Jitter MIN-MAX	P-J MIN-MAX	_	180	_	psec	*2
[Output Lock-Time]	Tlock	_	_	1	msec	*3

Note) The output frequency is determined by the arithmetic (frequency division) expression of a frequency input to XTALIN. If the input frequency is set to values shown below, the output frequency will be as listed above. When XTAL_SEL is set to H, the input frequency on XTALIN will be 28.636363 MHz.

When XTAL_SEL is set to L, the input frequency on XTALIN will be 14.318182 MHz.

BU2396N(VDD=3.3V, Ta=25°C, Crystal =12.000000MHz, unless otherwise specified.)

Parameter Symbol Min. Typ. Max. Unit Condition	DU23301N(VDD=3.3V, 18		crystal =12.000000MHz, unless otherwi				ecinea.)	
Courbut H voltage TGCLK	Parameter	Symbol	Min.	·	Max.	Unit	Condition	
TGCLK	[Action circuit current]	IDD	-	23	35	mA	At no load	
VCLK	[Output H voltage]							
Courbut L voltage	TGCLK	VOHT	VDD-0.5	_	_	V	When current load =-5.0mA	
Tock Volt	VCLK	VOHV	VDD-0.5	_	-	V	When current load =-5.0mA	
TGCLK VOLT — — 0.5 V When current load =5.0mA VCLK VOLV — — 0.5 V When current load =5.0mA UCLK VOLU — — 0.5 V When current load =5.0mA UCLK VOLU — — 0.5 V When current load =5.0mA UCLK VOLU — — 0.5 V When current load =5.0mA UCLK VOLU — — 0.5 V When current load =5.0mA UCLK VOLU — — 0.5 V When current load =5.0mA UCLK SEL1 TGCLK_SEL1 TGCLK_SEL2 Pull-up	UCLK	VOHU	VDD-0.5	_		V	When current load =-5.0mA	
VCLK VOLV — 0.5 V When current load =5.0mA UCLK VOLU — — 0.5 V When current load =5.0mA [Pull-Up resistance value] TGCLK_SEL2 Pull-up R 125 250 375 KΩ Specified by a current value running whe a voltage of 0 V is applied to a measuring pin. (R=VDD/I) [Pull-Down resistance value] TGCLK_EN, TGCLK_PD Pull-down R 25 50 75 KΩ Specified by a current value running whe a vDD is applied to a measuring pin. (R=VDD/I) [Output frequency] TGCLK_EN, TGCLK_PD Pull-down R 25 50 75 KΩ Specified by a current value running whe a vDD is applied to a measuring pin. (R=VDD/I) [Output frequency] TGCLK_EN, TGCLK_PD Pull-down R 25 50 75 KΩ Specified by a current value running whe a voltage of 1/2 of VDD Pull-down R [Output frequency] TGCLK_EN, TGCLK_PD Pull-down R 25 50 MHz XTAL × (48/4)/6 TGCLK_SEL1:L SEL2:L TGCLK1 TGCLK3 30.000000 MHz XTAL × (64/3)/6 TGCLK SEL1:L SEL2:H TGCLK3	[Output L voltage]							
Volu	TGCLK	VOLT	1	_	0.5	V	When current load =5.0mA	
[Pull-Up resistance value] TGCLK_SEL1	VCLK	VOLV	1	_	0.5	V	When current load =5.0mA	
TGCLK_SEL1 Pull-up R 125 250 375 KΩ Specified by a current value running whe a voltage of OV is applied to a measuring pin. (R=VDD/I)	UCLK	VOLU	_	_	0.5	V	When current load =5.0mA	
TGCLK_SEL2 R	[Pull-Up resistance value]]						
[Pull-Down resistance value] TGCLK_EN, TGCLK_PD Pull-down R 25 50 75 KΩ Specified by a current value running whe a VDD is applied to a measuring pin. (R=VDD/I) [Output frequency] TGCLK SEL1:L SEL2:L TGCLK1 24.000000 MHz XTAL × (48/4)/6 TGCLK SEL1:L SEL2:H TGCLK2 30.00000 MHz XTAL × (60/4)/6 TGCLK SEL1:H TGCLK3 36.000000 MHz XTAL × (54/3)/6 VCLK VCLK 27.000000 MHz XTAL × (54/3)/8 UCLK UCLK 12.000000 MHz XTAL output [Output waveform] Duty Duty 45 50 55 % Measured at a voltage of 1/2 of VDD Rise time Tr 2.0 nsec Period of transition time required for the output to reach 80% from 20% of VDD. Fall time Tf 2.0 nsec Period of transition time required for the output to reach 80% from 20% of VDD. [Jitter] Period-Jitter 1 σ P-J σ 50 psec ** Period-Jitter MIN-MAX P-J MIN-MAX P-J MIN-MAX 1 msec ** [Output Lock-Time] Tlock 1 msec ** ** ** ** ** ** ** ** ** **			125	250	375	ΚΩ	a voltage of 0V is applied to a measuring	
Tock Po Poin-down 25 50 75 KΩ a VDD is applied to a measuring pin. (R=VDD/I)	[Pull-Down resistance val	ue]						
Coutput frequency			25	50	75	ΚΩ	a VDD is applied to a measuring pin.	
TGCLK SEL1:L SEL2:H TGCLK2 30.000000 MHz XTAL × (60/4)/6 TGCLK SEL1:H TGCLK3 36.000000 MHz XTAL × (54/3)/6 VCLK VCLK 27.000000 MHz XTAL × (54/3)/8 UCLK UCLK 12.000000 MHz XTAL output [Output waveform] Duty 45 50 55 % Measured at a voltage of 1/2 of VDD Rise time Tr 2.0 nsec Period of transition time required for the output to reach 80% from 20% of VDD. Fall time Tf 2.0 nsec Period of transition time required for the output to reach 20% from 80% of VDD. [Jitter] Period-Jitter 1 σ P-J1σ 50 psec *1 Period-Jitter MIN-MAX MIN-MAX 300 psec *2 [Output Lock-Time] Tlock 1 msec *3	[Output frequency]							
TGCLK SEL1:H TGCLK3 36.000000 MHz XTAL × (54/3)/6 VCLK VCLK 27.000000 MHz XTAL × (54/3)/8 UCLK UCLK 12.000000 MHz XTAL output [Output waveform] Duty Duty 45 50 55 % Measured at a voltage of 1/2 of VDD Rise time Tr 2.0 nsec Period of transition time required for the output to reach 80% from 20% of VDD. Fall time Tf 2.0 nsec Period of transition time required for the output to reach 20% from 80% of VDD. [Jitter] Period-Jitter 1 σ P-J1σ 50 psec *1 Period-Jitter MIN-MAX MIN-MAX 300 psec *2 [Output Lock-Time] Tlock 1 msec *3	TGCLK SEL1:L SEL2:L	TGCLK1		24.000000		MHz	XTAL × (48/4)/6	
VCLK VCLK 27.000000 MHz XTAL × (54/3)/8 UCLK UCLK 12.000000 MHz XTAL output [Output waveform] Duty Duty 45 50 55 % Measured at a voltage of 1/2 of VDD Rise time Tr 2.0 nsec Period of transition time required for the output to reach 80% from 20% of VDD. Fall time Tf 2.0 nsec Period of transition time required for the output to reach 20% from 80% of VDD. [Jitter] Period-Jitter 1 σ P-J1σ 50 psec *1 Period-Jitter MIN-MAX P-J MIN-MAX 300 psec *2 [Output Lock-Time] Tlock 1 msec *3	TGCLK SEL1:L SEL2:H	TGCLK2		30.000000		MHz	XTAL × (60/4)/6	
UCLK UCLK 12.000000 MHz XTAL output [Output waveform] Duty 45 50 55 % Measured at a voltage of 1/2 of VDD Rise time Tr 2.0 nsec Period of transition time required for the output to reach 80% from 20% of VDD. Fall time Tf 2.0 nsec Period of transition time required for the output to reach 20% from 80% of VDD. [Jitter] Period-Jitter 1 σ P-J1σ 50 psec *1 Period-Jitter MIN-MAX P-J MIN-MAX 300 psec *2 [Output Lock-Time] Tlock 1 msec *3	TGCLK SEL1:H	TGCLK3		36.000000		MHz	XTAL × (54/3)/6	
[Output waveform] Duty Duty 45 50 55 % Measured at a voltage of 1/2 of VDD Rise time Tr 2.0 nsec Period of transition time required for the output to reach 80% from 20% of VDD. Fall time Tf 2.0 nsec Period of transition time required for the output to reach 80% from 20% of VDD. [Jitter] Period-Jitter 1 \sigma P-J1\sigma 50 psec *1 Period-Jitter MIN-MAX P-J NIN-MAX P-J NIN-MAX P-J NIN-MAX N	VCLK	VCLK		27.000000		MHz	XTAL × (54/3)/8	
Duty Duty 45 50 55 % Measured at a voltage of 1/2 of VDD Rise time Tr 2.0 nsec Period of transition time required for the output to reach 80% from 20% of VDD. Fall time Tf 2.0 nsec Period of transition time required for the output to reach 20% from 80% of VDD. [Jitter] Period-Jitter 1 σ P-J1σ 50 psec *1 Period-Jitter MIN-MAX P-J MIN-MAX 300 psec *2 [Output Lock-Time] Tlock 1 msec *3	UCLK	UCLK		12.000000		MHz	XTAL output	
Rise time Tr 2.0 nsec Period of transition time required for the output to reach 80% from 20% of VDD. Fall time Tf 2.0 nsec Period of transition time required for the output to reach 20% from 80% of VDD. [Jitter] Period-Jitter 1 σ P-J1σ 50 psec Period-Jitter MIN-MAX P-J MIN-MAX P-J MIN-MAX 1 msec Period of transition time required for the output to reach 20% from 80% of VDD. Period of transition time required for the output to reach 20% from 80% of VDD. Period-Jitter 1 σ psec *1 Tock 1 msec *3	[Output waveform]	1		ı				
Fall time Tf 2.0 Rise time Tf 2.0 Rise output to reach 80% from 20% of VDD. Period of transition time required for the output to reach 20% from 80% of VDD. [Jitter] Period-Jitter 1 \sigma P-J	Duty	Duty	45	50	55	%	-	
Pail time	Rise time	Tr		2.0		nsec	output to reach 80% from 20% of VDD.	
Period-Jitter 1 σ P-J1σ 50 psec **1 Period-Jitter MIN-MAX P-J MIN-MAX 300 psec **2 [Output Lock-Time] Tlock 1 msec **3	Fall time	Tf		2.0		nsec		
Period-Jitter MIN-MAX P-J MIN-MAX 300 psec **2 [Output Lock-Time] Tlock 1 msec **3	[Jitter]					1		
Period-Jitter MIN-MAX MIN-MAX 300 psec *** Coutput Lock-Time Tlock 1 msec **3	Period-Jitter 1 σ	P-J1σ		50		psec	*1	
Control Fock 1 lisec	Period-Jitter MIN-MAX	_		300		psec	*2	
Note) The output frequency is determined by the arithmetic (frequency division) expression of a frequency input to XTALIN	•							

Note) The output frequency is determined by the arithmetic (frequency division) expression of a frequency input to XTALIN.

If the input frequency is set to 12.000000MHz, the output frequency will be as listed above.

Common to BU2394KN, BU2396KN

※1 Period-Jitter 1σ

This parameter represents standard deviation $(=1\sigma)$ on cycle distribution data at the time when the output clock cycles are sampled 1000 times consecutively with the TDS7104 Digital Phosphor Oscilloscope of Tektronix Japan, Ltd.

%2 Period-Jitter MIN-MAX

This parameter represents a maximum distribution width on cycle distribution data at the time when the output clock cycles are sampled 1000 times consecutively with the TDS7104 Digital Phosphor Oscilloscope of Tektronix Japan, Ltd.

※3 Output Lock-Time

The Lock-Time represents elapsed time after power supply turns ON to reach a 3.0V voltage, after the system is switched from Power-Down state to normal operation state, or after the output frequency is switched, until it is stabilized at a specified frequency, respectively.

● Reference data (BU2394KN basic data)




Fig.1 135MHz output wave At VDD=3.3V and CL=15pF




Fig.2 135MHz Period-Jitter At VDD=3.3V and CL=15pF




Fig.3 135MHz Spectrum At VDD=3.3V and CL=15pF




Fig.4 110MHz output wave At VDD=3.3V and CL=15pF




Fig.5 110MHz Period-Jitter At VDD=3.3V and CL=15pF




Fig.6 110MHz Spectrum At VDD=3.3V and CL=15pF




Fig.7 108MHz output wave At VDD=3.3V and CL=15pF




Fig.8 108MHz Period-Jitter At VDD=3.3V and CL=15pF




Fig.9 108MHz Spectrum At VDD=3.3V and CL=15pF




Fig.10 98MHz output wave At VDD=3.3V and CL=15pF




Fig.11 98MHz Period-Jitter At VDD=3.3V and CL=15pF




Fig.12 98MHz Spectrum At VDD=3.3V and CL=15pF

● Reference data (BU2394KN basic data)




Fig.13 48MHz output wave At VDD=3.3V and CL=15pF




Fig.14 48MHz Period-Jitter At VDD=3.3V and CL=15pF




Fig.15 48MHz Spectrum At VDD=3.3V and CL=15pF




Fig.16 17.7MHz output wave At VDD=3.3V and CL=15pF




Fig.17 17.7MHz Period-Jitter At VDD=3.3V and CL=15pF




Fig.18 17.7MHz Spectrum At VDD=3.3V and CL=15pF




Fig.19 14.3MHz output wave At VDD=3.3V and CL=15pF




Fig.20 14.3MHz Period-Jitter At VDD=3.3V and CL=15pF





Fig.21 14.3MHz Spectrum At VDD=3.3V and CL=15pF



● Reference data (BU2394KN Temperature and Supply voltage variations data)




Fig.34 48MHz Temperature — Duty




Fig.35 48MHz Temperature — Period-Jitter 1 σ




Fig.36 98MHz Temperature — Period-Jitter MIN-MAX




Fig.37 17.7MHz Temperature — Duty




Fig.38 17.7MHz Temperature — Period-Jitter 1 σ




Fig.39 17.7MHz
Temperature — Period-Jitter MIN-MAX




Fig.40 14.3MHz Temperature — Duty




Fig.41 14.3MHz Temperature — Period-Jitter 1 σ




Fig.42 14.3MHz
Temperature – Period-Jitter MIN-MAX




Fig.43 At 1chip operation
Temperature—Consumption current

● Reference data (BU2396KN basic data)




Fig.44 36MHz output waveform At VDD=3.3V and CL=15pF




Fig.45 136MHz Period-Jitter At VDD=3.3V and CL=15pF




Fig.46 36MHz Spectrum At VDD=3.3V and CL=15pF




Fig.47 30MHz output waveform At VDD=3.3V and CL=15pF




Fig.48 30MHz Period-Jitter At VDD=3.3V and CL=15pF




Fig.49 30MHz Spectrum At VDD=3.3V and CL=15pF




Fig.50 24MHz output waveform At VDD=3.3V and CL=15pF




Fig.51 24MHz Period-Jitter At VDD=3.3V and CL=15pF




Fig.52 24MHz Spectrum At VDD=3.3V and CL=15pF




Fig.53 27MHz output waveform At VDD=3.3V and CL=15pF




Fig.54 27MHz Period-Jitter At VDD=3.3V and CL=15pF




Fig.55 27MHz Spectrum At VDD=3.3V and CL=15pF

● Reference data (BU2396KN basic data)




Fig.56 12MHz output waveform At VDD=3.3V and CL=15pF




Fig.57 12MHz Period-Jitter At VDD=3.3V and CL=15pF




Fig.58 12MHz Spectrum At VDD=3.3V and CL=15pF

● Reference data (BU2396KN Temperature and Supply voltage variations data)





Fig.59 36MHz
Temperature – Duty



Temperature: Π° C] Fig.60 36MHz Temperature — Period-Jitter 1 σ




Fig.61 36MHz Temperature — Period-Jitter MIN-MAX





Fig.62 30MHz Temperature – Duty



Temperature⊹∏°c] Fig.63 30MHz Temperature — Period-Jitter 1 σ





Fig.64 30MHz
Temperature – Period-Jitter MIN-MAX






Fig.66 24MHz Temperature – Period-Jitter 1 σ




Fig.67 24MHz Temperature—Period-Jitter MIN-MAX

Temperature - Duty

● Reference data (BU2396KN Temperature and Supply voltage variations data)




Fig.68 27MHz
Temperature – Duty




Fig.69 27MHz Temperature — Period-Jitter 1 σ




Fig.70 27MHz Temperature—Period-Jitter MIN-MAX




Fig.71 12MHz Temperature — Duty




Fig.72 12MHz Temperature — Period-Jitter 1 σ




Fig.73 12MHz Temperature—Period-Jitter MIN-MAX




Fig.74 At 1chip operation
Temperature—Consumption current

●List of BU2396KN Operation Modes

When XTAL_SEL=L, (When a crystal oscillator of 14.318182-MHz frequency is used)

		a c. joia. co			12 hoquonoy lo door	~/	
Xtal(MHz)	CLK2ON	FS1	FS2	FS3	CLK1(MHz)	CLK2(MHz)	REF_CLK(MHz)
14.318182	Н	Н	Н	Н	135.000000	48.008022	14.318182
14.318182	Н	L	Н	Н	135.000000	48.008022	17.734450
14.318182	L	Н	Н	Н	135.000000	Fixed to L	14.318182
14.318182	L	L	Н	Н	135.000000	Fixed to L	17.734450
14.318182	Н	Н	Н	L	108.000000	48.008022	14.318182
14.318182	Н	L	Н	L	108.000000	48.008022	17.734450
14.318182	L	Н	Н	L	108.000000	Fixed to L	14.318182
14.318182	L	L	Н	L	108.000000	Fixed to L	17.734450
14.318182	Н	Н	L	L	98.181818	48.008022	14.318182
14.318182	Н	L	L	L	98.181818	48.008022	17.734450
14.318182	L	Н	L	L	98.181818	Fixed to L	14.318182
14.318182	L	L	L	L	98.181818	Fixed to L	17.734450
14.318182	Н	Н	L	Н	110.000000	48.008022	14.318182
14.318182	Н	L	L	Н	110.000000	48.008022	17.734450
14.318182	L	Н	L	Н	110.000000	Fixed to L	14.318182
14.318182	L	L	L	Н	110.000000	Fixed to L	17.734450

When XTAL_SEL=H, (When a crystal oscillator of 28.636363MHz frequency is used)

Xtal(MHz)	CLK2ON	FS1	FS2	FS3	CLK1(MHz)	CLK2(MHz)	REF_CLK(MHz)
28.636363	Н	Н	Н	Н	135.000000	48.008022	14.318182
28.636363	Н	L	Н	Н	135.000000	48.008022	17.734450
28.636363	L	Н	Н	Н	135.000000	Fixed to L	14.318182
28.636363	L	L	Н	Н	135.000000	Fixed to L	17.734450
28.636363	Н	Н	Н	L	108.000000	48.008022	14.318182
28.636363	Н	L	Н	L	108.000000	48.008022	17.734450
28.636363	L	Н	Н	L	108.000000	Fixed to L	14.318182
28.636363	L	L	Н	L	108.000000	Fixed to L	17.734450
28.636363	Н	Н	L	L	98.181818	48.008022	14.318182
28.636363	Н	L	L	L	98.181818	48.008022	17.734450
28.636363	L	Н	L	L	98.181818	Fixed to L	14.318182
28.636363	L	L	L	L	98.181818	Fixed to L	17.734450
28.636363	Н	Н	L	Н	110.000000	48.008022	14.318182
28.636363	Н	L	L	Н	110.000000	48.008022	17.734450
28.636363	L	Н	L	Н	110.000000	Fixed to L	14.318182
28.636363	L	L	L	Н	110.000000	Fixed to L	17.734450

● List of BU2396KN Operation Modes

List of BU2	2396KN O	peration Mo	odes		
	TGCLK_SEL2	TGCLK_EN	VCLK_EN	TGCLK_PD	VCLK_PD
		TOOLIN_LIN	VOLK_LIV	TOOLIC_I D	VOLIC_I D
0	0				
0	1				
1	0	0			
1	1				
			0		
0	0				
0	1	1			
1	0	,			
1	1			_	
0	0		1	0	
0	1				
		0			
1	0				
1	1		1		
0	0				
0	1	_			
1	0	1			
1	1				
					0
0	0				
0	1	0			
1	0	J			
1	1		_		
0	0		0		
0	1				
		1			
1	0				
1	1			1	
0	0				
0	1				
1	0	1	0		1
1	1				
			1		
0	0				
0	1				
1	0				
1	1				
0	0				
0	1	0 0			
1	0				
1	1		0		
0	0				
0	1	1			
1	0	ļ			
1	1				
	0			0	
0	1				
		0			
1	0				
1	1		1		
0	0		<u>'</u>		
0	1				
1	0	1			
1	1				
0	0		<u> </u>		1
0	1	0			
1	0	•			
1	1	1	0		
0	0		U		
0	1				
1	0				
1	1				
				1	
0	0				
0	1	0			
1	0	0			
1	1				
0	0		1		
0	1	1			
1	0	•			
1	1				
-	•				

TGCLK	VCLK	UCLK
Output	Output	Output
Fixed to L	Fixed to L	
Fixed to L	TIAGG TO E	
24MHz output		
30MHz output		
36MHz output		
36MHz output		
Fixed to L		
24MHz output		
30MHz output		
36MHz output		
36MHz output		12MHz
Fixed to L	Fixed to L	output
	27MHz output	
Fixed to L		
24MHz output	Fixed to L	
30MHz output		
36MHz output		
36MHz output		
Fixed to L	O7MU a series	
24MHz output	27MHz output	
30MHz output		
36MHz output		
36MHz output		

PLL1	PLL2
30M,24M	36M,27M
Power-Down	Power-Down
Normal operation	Power-Down
Power-Down	Normal operation
Normal operation	Power-Down
Power-Down	Normal operation
Normal operation	Power-Down
Power-Down	Normal operation
Normal operation	Power-Down
Power-Down	Normal operation
Power-Down	Normal
Normal operation	operation
Power-Down	
Normal operation	
Power-Down	
Normal operation	
Power-Down	
Normal operation	
Power-Down	

●BU2394KN Application Circuit / Description of Terminal




Fig.75 Fig.76

Description of Terminal

PIN No.	PIN NAME	Function
1	AVDD	Analog power source
2	AVDD	Analog power source
3	AVSS	Analog GND
4	XIN	Crystal IN
5	XOUT	Crystal OUT
6	TEST1	TEST pin, normally open, equipped with pull-down
7	XTAL_SEL	Crystal oscillator selection, H: 28.636 MHz, L: 14.318 MHz, equipped with pull-up
8	FS3	CLK1,2 output selection, equipped with pull-up
9	FS2	CLK1,2 output selection, equipped with pull-up
10	FS1	REFCLK output selection, equipped with pull-up
11	CLK1OUT	110M/98M/108M/135M output
12	CLK2ON	CLK2 output control, H: Enable, L: Disable, equipped with pull-up
13	VSS1	CLK1/CLK2 & Internal digital GND
14	VDD1	CLK1/2 & Internal digital power supply
15	VDD1	CLK1/2 & Internal digital power supply
16	CLK2OUT	48M output
17	VSS2	REFCLK GND
18	VDD2	REFCLK power supply
19	REF_CLK	14.3M/17.7M output
20	TEST2	TEST pin, normally open, equipped with pull-down

Note) Basically, mount ICs to the substrate for use. If the ICs are not mounted to the substrate, the characteristics of ICs may not be fully demonstrated. Mount 0.1uF as bypass capacitors in the vicinity of the IC pins between 1&2 PIN and 3PIN, 13PIN and 14&15PIN, and 17PIN and 18PIN, respectively.

*Even though we believe that the example of the application circuit is worth of a recommendation, please be sure to thoroughly recheck the characteristics before use.

As to the jitters, the TYP values vary with the substrate, power supply, output loads, noises, and others.

Besides, for the use, the operating margin should be thoroughly checked.

●BU2396KN Application Circuit / Description of Terminal




Fig.77 Fig.78

Description of Terminal

PIN No.	PIN NAME	Function
1	AVDD	Analog power source
2	AVDD	Analog power source
3	AVSS	Analog GND
4	XIN	Crystal IN
5	XOUT	Crystal OUT
6	TEST	TEST pin, normally open, equipped with pull-down
7	TGCLK_SEL2	TGCLK frequency selection, equipped with pull-up
8	TGCLK_SEL1	TGCLK frequency selection, equipped with pull-up
9	TGCLK_PD	TGCLK Power-Down control, H:enable, L:Power-Down, equipped with pull-down
10	TGCLK_EN	TGCLK output control, H: Enable, L: Output fixed to L, equipped with pull-down
11	TGCLK	36M, 30M, 24M output
12	VCLK_EN	VCLK output control, H:enable, L: Output fixed to L, equipped with pull-down
13	VSS1	TGCLK,UCLK & Internal digital GND
14	VDD1	TGCLK,UCLK & Internal digital power supply
15	VDD1	TGCLK,UCLK & Internal digital power supply
16	UCLK	12M output
17	VSS2	VCLK GND
18	VDD2	VCLK power source
19	VCLK	27M output
20	VCLK_PD	VCLK Power-Down control, H:enable, L:Power-Down, equipped with pull-down

Note) Basically, mount ICs to the substrate for use. If the ICs are not mounted to the substrate, the characteristics of ICs may not be fully demonstrated.

Mount 0.1uF as bypass capacitors in the vicinity of the IC pins between 1&2 PIN and 3PIN, 13PIN and 14&15PIN, and 17PIN and 18PIN, respectively.

*Even though we believe that the example of the application circuit is worth of a recommendation, please be sure to thoroughly recheck the characteristics before use.

**As to the jitters, the TYP values vary with the substrate, power supply, output loads, noises, and others. Besides, for the use, the operating margin should be thoroughly checked.

Notes for use

(1) Absolute Maximum Ratings

An excess in the absolute maximum ratings, such as applied voltage (VDD or VIN), operating temperature range (Topr), etc., can break down devices, thus making impossible to identify breaking mode such as a short circuit or an open circuit. If any special mode exceeding the absolute maximum ratings is assumed, consideration should be given to take physical safety measures including the use of fuses, etc.

(2) Recommended operating conditions

These conditions represent a range within which characteristics can be provided approximately as expected. The electrical characteristics are guaranteed under the conditions of each parameter.

(3) Reverse connection of power supply connector

The reverse connection of power supply connector can break down ICs. Take protective measures against the breakdown due to the reverse connection, such as mounting an external diode between the power supply and the IC's power supply terminal.

(4) Power supply line

Design PCB pattern to provide low impedance for the wiring between the power supply and the GND lines.

In this regard, for the digital block power supply and the analog block power supply, even though these power supplies has the same level of potential, separate the power supply pattern for the digital block from that for the analog block, thus suppressing the diffraction of digital noises to the analog block power supply resulting from impedance common to the wiring patterns. For the GND line, give consideration to design the patterns in a similar manner.

Furthermore, for all power supply terminals to ICs, mount a capacitor between the power supply and the GND terminal. At the same time, in order to use an electrolytic capacitor, thoroughly check to be sure the characteristics of the capacitor to be used present no problem including the occurrence of capacity dropout at a low temperature, thus determining the constant.

(5) GND voltage

Make setting of the potential of the GND terminal so that it will be maintained at the minimum in any operating state. Furthermore, check to be sure no terminals are at a potential lower than the GND voltage including an actual electric transient.

(6) Short circuit between terminals and erroneous mounting

In order to mount ICs on a set PCB, pay thorough attention to the direction and offset of the ICs. Erroneous mounting can break down the ICs. Furthermore, if a short circuit occurs due to foreign matters entering between terminals or between the terminal and the power supply or the GND terminal, the ICs can break down.

(7) Operation in strong electromagnetic field

Be noted that using ICs in the strong electromagnetic field can malfunction them.

(8) Inspection with set PCB

On the inspection with the set PCB, if a capacitor is connected to a low-impedance IC terminal, the IC can suffer stress. Therefore, be sure to discharge from the set PCB by each process. Furthermore, in order to mount or dismount the set PCB to/from the jig for the inspection process, be sure to turn OFF the power supply and then mount the set PCB to the jig. After the completion of the inspection, be sure to turn OFF the power supply and then dismount it from the jig. In addition, for protection against static electricity, establish a ground for the assembly process and pay thorough attention to the transportation and the storage of the set PCB.

(9) Input terminals

In terms of the construction of IC, parasitic elements are inevitably formed in relation to potential. The operation of the parasitic element can cause interference with circuit operation, thus resulting in a malfunction and then breakdown of the input terminal. Therefore, pay thorough attention not to handle the input terminals, such as to apply to the input terminals a voltage lower than the GND respectively, so that any parasitic element will operate. Furthermore, do not apply a voltage to the input terminals when no power supply voltage is applied to the IC. In addition, even if the power supply voltage is applied, apply to the input terminals a voltage lower than the power supply voltage or within the guaranteed value of electrical characteristics.


(10) Ground wiring pattern

If small-signal GND and large-current GND are provided, It will be recommended to separate the large-current GND pattern from the small-signal GND pattern and establish a single ground at the reference point of the set PCB so that resistance to the wiring pattern and voltage fluctuations due to a large current will cause no fluctuations in voltages of the small-signal GND. Pay attention not to cause fluctuations in the GND wiring pattern of external parts as well.


(11) External capacitor


In order to use a ceramic capacitor as the external capacitor, determine the constant with consideration given to a degradation in the nominal capacitance due to DC bias and changes in the capacitance due to temperature, et

Ordering part number



VQFN20





Notice

Precaution on using ROHM Products

Our Products are designed and manufactured for application in ordinary electronic equipments (such as AV equipment, OA equipment, telecommunication equipment, home electronic appliances, amusement equipment, etc.). If you intend to use our Products in devices requiring extremely high reliability (such as medical equipment (Note 1), transport equipment, traffic equipment, aircraft/spacecraft, nuclear power controllers, fuel controllers, car equipment including car accessories, safety devices, etc.) and whose malfunction or failure may cause loss of human life, bodily injury or serious damage to property ("Specific Applications"), please consult with the ROHM sales representative in advance. Unless otherwise agreed in writing by ROHM in advance, ROHM shall not be in any way responsible or liable for any damages, expenses or losses incurred by you or third parties arising from the use of any ROHM's Products for Specific Applications.

(Note1) Medical Equipment Classification of the Specific Applications

JAPAN	USA	EU	CHINA
CLASSⅢ	CLASSⅢ	CLASS II b	CLASSIII
CLASSIV		CLASSⅢ	

- 2. ROHM designs and manufactures its Products subject to strict quality control system. However, semiconductor products can fail or malfunction at a certain rate. Please be sure to implement, at your own responsibilities, adequate safety measures including but not limited to fail-safe design against the physical injury, damage to any property, which a failure or malfunction of our Products may cause. The following are examples of safety measures:
 - [a] Installation of protection circuits or other protective devices to improve system safety
 - [b] Installation of redundant circuits to reduce the impact of single or multiple circuit failure
- 3. Our Products are designed and manufactured for use under standard conditions and not under any special or extraordinary environments or conditions, as exemplified below. Accordingly, ROHM shall not be in any way responsible or liable for any damages, expenses or losses arising from the use of any ROHM's Products under any special or extraordinary environments or conditions. If you intend to use our Products under any special or extraordinary environments or conditions (as exemplified below), your independent verification and confirmation of product performance, reliability, etc, prior to use, must be necessary:
 - [a] Use of our Products in any types of liquid, including water, oils, chemicals, and organic solvents
 - [b] Use of our Products outdoors or in places where the Products are exposed to direct sunlight or dust
 - [c] Use of our Products in places where the Products are exposed to sea wind or corrosive gases, including Cl₂, H₂S, NH₃, SO₂, and NO₂
 - [d] Use of our Products in places where the Products are exposed to static electricity or electromagnetic waves
 - [e] Use of our Products in proximity to heat-producing components, plastic cords, or other flammable items
 - [f] Sealing or coating our Products with resin or other coating materials
 - [g] Use of our Products without cleaning residue of flux (even if you use no-clean type fluxes, cleaning residue of flux is recommended); or Washing our Products by using water or water-soluble cleaning agents for cleaning residue after soldering
 - [h] Use of the Products in places subject to dew condensation
- 4. The Products are not subject to radiation-proof design.
- 5. Please verify and confirm characteristics of the final or mounted products in using the Products.
- 6. In particular, if a transient load (a large amount of load applied in a short period of time, such as pulse. is applied, confirmation of performance characteristics after on-board mounting is strongly recommended. Avoid applying power exceeding normal rated power; exceeding the power rating under steady-state loading condition may negatively affect product performance and reliability.
- 7. De-rate Power Dissipation (Pd) depending on Ambient temperature (Ta). When used in sealed area, confirm the actual ambient temperature.
- 8. Confirm that operation temperature is within the specified range described in the product specification.
- 9. ROHM shall not be in any way responsible or liable for failure induced under deviant condition from what is defined in this document.

Precaution for Mounting / Circuit board design

- 1. When a highly active halogenous (chlorine, bromine, etc.) flux is used, the residue of flux may negatively affect product performance and reliability.
- 2. In principle, the reflow soldering method must be used; if flow soldering method is preferred, please consult with the ROHM representative in advance.

For details, please refer to ROHM Mounting specification

Precautions Regarding Application Examples and External Circuits

- If change is made to the constant of an external circuit, please allow a sufficient margin considering variations of the characteristics of the Products and external components, including transient characteristics, as well as static characteristics.
- You agree that application notes, reference designs, and associated data and information contained in this document are presented only as guidance for Products use. Therefore, in case you use such information, you are solely responsible for it and you must exercise your own independent verification and judgment in the use of such information contained in this document. ROHM shall not be in any way responsible or liable for any damages, expenses or losses incurred by you or third parties arising from the use of such information.

Precaution for Electrostatic

This Product is electrostatic sensitive product, which may be damaged due to electrostatic discharge. Please take proper caution in your manufacturing process and storage so that voltage exceeding the Products maximum rating will not be applied to Products. Please take special care under dry condition (e.g. Grounding of human body / equipment / solder iron, isolation from charged objects, setting of lonizer, friction prevention and temperature / humidity control).

Precaution for Storage / Transportation

- 1. Product performance and soldered connections may deteriorate if the Products are stored in the places where:
 - [a] the Products are exposed to sea winds or corrosive gases, including Cl2, H2S, NH3, SO2, and NO2
 - [b] the temperature or humidity exceeds those recommended by ROHM
 - the Products are exposed to direct sunshine or condensation
 - [d] the Products are exposed to high Electrostatic
- 2. Even under ROHM recommended storage condition, solderability of products out of recommended storage time period may be degraded. It is strongly recommended to confirm solderability before using Products of which storage time is exceeding the recommended storage time period.
- 3. Store / transport cartons in the correct direction, which is indicated on a carton with a symbol. Otherwise bent leads may occur due to excessive stress applied when dropping of a carton.
- Use Products within the specified time after opening a humidity barrier bag. Baking is required before using Products of which storage time is exceeding the recommended storage time period.

Precaution for Product Label

QR code printed on ROHM Products label is for ROHM's internal use only.

Precaution for Disposition

When disposing Products please dispose them properly using an authorized industry waste company.

Precaution for Foreign Exchange and Foreign Trade act

Since our Products might fall under controlled goods prescribed by the applicable foreign exchange and foreign trade act, please consult with ROHM representative in case of export.

Precaution Regarding Intellectual Property Rights

- 1. All information and data including but not limited to application example contained in this document is for reference only. ROHM does not warrant that foregoing information or data will not infringe any intellectual property rights or any other rights of any third party regarding such information or data. ROHM shall not be in any way responsible or liable for infringement of any intellectual property rights or other damages arising from use of such information or data.:
- 2. No license, expressly or implied, is granted hereby under any intellectual property rights or other rights of ROHM or any third parties with respect to the information contained in this document.

Other Precaution

- 1. This document may not be reprinted or reproduced, in whole or in part, without prior written consent of ROHM.
- 2. The Products may not be disassembled, converted, modified, reproduced or otherwise changed without prior written consent of ROHM.
- In no event shall you use in any way whatsoever the Products and the related technical information contained in the Products or this document for any military purposes, including but not limited to, the development of mass-destruction weapons.
- The proper names of companies or products described in this document are trademarks or registered trademarks of ROHM, its affiliated companies or third parties.

Notice - GE © 2014 ROHM Co., Ltd. All rights reserved. Rev.002

General Precaution

- 1. Before you use our Products, you are requested to carefully read this document and fully understand its contents. ROHM shall not be in any way responsible or liable for failure, malfunction or accident arising from the use of any ROHM's Products against warning, caution or note contained in this document.
- 2. All information contained in this docume nt is current as of the issuing date and subject to change without any prior notice. Before purchasing or using ROHM's Products, please confirm the latest information with a ROHM sale s representative.
- 3. The information contained in this document is provided on an "as is" basis and ROHM does not warrant that all information contained in this document is accurate an d/or error-free. ROHM shall not be in an y way responsible or liable for any damages, expenses or losses incurred by you or third parties resulting from inaccuracy or errors of or concerning such information.

Notice – WE © 2014 ROHM Co., Ltd. All rights reserved.