

# MOSFET - Power, Single N-Channel 100 V, 4.3 mΩ, 113 A NTMFS4D2N10MD

### **Features**

- Shielded Gate MOSFET Technology
- Low R<sub>DS(on)</sub> to Minimize Conduction Losses
- Low Q<sub>G</sub> and Capacitance to Minimize Driver Losses
- Low Q<sub>RR</sub>, Soft Recovery Body Diode
- Low Qoss to Improve Light Load Efficiency
- These Devices are Pb-Free, Halogen Free/BFR Free, Beryllium Free and are RoHS Compliant

### **Typical Applications**

- Primary Switch in Isolated DC-DC Converter
- Synchronous Rectification (SR) in DC-DC and AC-DC
- AC-DC Adapters (USB PD) SR
- Load Switch, Hotswap, and ORing Switch
- BLDC Motor and Solar Inverter

### MAXIMUM RATINGS (T<sub>J</sub> = 25°C unless otherwise noted)

Parameter		Symbol	Value	Unit	
Drain-to-Source Voltage		V <sub>DSS</sub>	100	٧	
Gate-to-Source Voltage	Э		V <sub>GS</sub>	±20	V
Continuous Drain Current R <sub>0JC</sub> (Note 1)	Steady	T <sub>C</sub> = 25°C	I <sub>D</sub>	113	Α
Power Dissipation $R_{\theta JC}$ (Note 1)	State		P <sub>D</sub>	132	W
Continuous Drain Current R <sub>θJA</sub> (Notes 1, 2)	Steady State	T <sub>A</sub> = 25°C	I <sub>D</sub>	16.4	Α
Power Dissipation R <sub>θJA</sub> (Notes 1, 2)	Glate		P <sub>D</sub>	2.8	W
Pulsed Drain Current	$T_A = 25^{\circ}C, t_p = 10 \mu s$		I <sub>DM</sub>	763	Α
Operating Junction and Storage Temperature Range		T <sub>J</sub> , T <sub>stg</sub>	-55 to +150	°C	
Source Current (Body Diode)		I <sub>S</sub>	110	Α	
Single Pulse Drain-to-Source Avalanche Energy (I <sub>AV</sub> = 18 A) (Note 6)		E <sub>AS</sub>	486	mJ	
Lead Temperature Soldering Reflow for Soldering Purposes (1/8" from case for 10 s)		TL	300	°C	

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

## THERMAL RESISTANCE RATINGS


© Semiconductor Components Industries, LLC, 2020

February, 2024 - Rev. 3

Parameter	Symbol	Value	Unit
Junction-to-Case - Steady State (Note 1)	$R_{\theta JC}$	0.95	°C/W
Junction-to-Ambient - Steady State (Note 1)	$R_{\theta JA}$	45	

The entire application environment impacts the thermal resistance values shown, they are not constants and are only valid for the particular conditions noted.


V <sub>(BR)DSS</sub>	R <sub>DS(ON)</sub> MAX	I <sub>D</sub> MAX	
100.1/	4.3 m $\Omega$ @ 10 V	440 A	
100 V	7.1 mΩ @ 6 V	113 A	



**N-CHANNEL MOSFET** 



DFN5 (SO-8FL) CASE 488AA STYLE 1



A = Assembly Location ' = Year

W = Work Week
ZZ = Lot Traceability

### **ORDERING INFORMATION**

Device	Package	Shipping†
NTMFS4D2N10MDT1G	DFN5 (Pb-Free)	1500 / Tape & Reel

<sup>†</sup>For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specification Brochure, BRD8011/D.

<sup>2.</sup> Surface-mounted on FR4 board using 1 in² pad size, 1 oz. Cu pad.


# **ELECTRICAL CHARACTERISTICS** ( $T_J = 25^{\circ}C$ unless otherwise specified)

Parameter	Symbol	Test Condition		Min	Тур	Max	Unit
OFF CHARACTERISTICS							
Drain-to-Source Breakdown Voltage	V <sub>(BR)DSS</sub>	$V_{GS} = 0 \text{ V}, I_D = 250 \mu\text{A}$		100			V
Drain-to-Source Breakdown Voltage Temperature Coefficient	V <sub>(BR)DSS</sub> /	I <sub>D</sub> = 250 μA, ref to 25°C			60		mV/°C
Zero Gate Voltage Drain Current	I <sub>DSS</sub>	V <sub>GS</sub> = 0 V, V <sub>DS</sub> = 80 V	T <sub>J</sub> = 25°C			1.0	μΑ
			T <sub>J</sub> = 125°C			100	
Gate-to-Source Leakage Current	I <sub>GSS</sub>	V <sub>DS</sub> = 0 V, V <sub>GS</sub>	= 20 V			100	nA
ON CHARACTERISTICS (Note 3)							
Gate Threshold Voltage	V <sub>GS(TH)</sub>	$V_{GS} = V_{DS}, I_D =$	= 239 μΑ	2		4	V
Threshold Temperature Coefficient	V <sub>GS(TH)</sub> /T <sub>J</sub>	I <sub>D</sub> = 239 μA, ref	to 25°C		-7.9		mV/°C
Drain-to-Source On Resistance	R <sub>DS(on)</sub>	V <sub>GS</sub> = 10 V, I <sub>D</sub>	= 46 A		3.8	4.3	mΩ
		$V_{GS} = 6 \text{ V}, I_D$	= 23 A		5.7	7.1	
Forward Transconductance	9FS	$V_{DS} = 8 \text{ V}, I_{D}$	= 46 A		105		S
Gate-Resistance	$R_{G}$	T <sub>A</sub> = 25°C			0.97	1.6	Ω
CHARGES & CAPACITANCES						•	
Input Capacitance	C <sub>ISS</sub>	V <sub>GS</sub> = 0 V, f = 1 MHz, V <sub>DS</sub> = 50 V			3100		pF
Output Capacitance	C <sub>OSS</sub>				800		1
Reverse Transfer Capacitance	C <sub>RSS</sub>				23		
Output Charge	Q <sub>OSS</sub>	V <sub>GS</sub> = 0 V, V <sub>DS</sub> = 50 V			63.4		nC
Total Gate Charge	Q <sub>G(TOT)</sub>	V <sub>GS</sub> = 6 V, V <sub>DS</sub> = 50 V, I <sub>D</sub> = 46 A			25		
Total Gate Charge	Q <sub>G(TOT)</sub>	V <sub>GS</sub> = 10 V, V <sub>DS</sub> = 50 V, I <sub>D</sub> = 46 A			40	60	
Threshold Gate Charge	Q <sub>G(TH)</sub>				10		
Gate-to-Source Charge	Q <sub>GS</sub>				15		
Gate-to-Drain Charge	$Q_{GD}$				6.7	10	
Plateau Voltage	$V_{GP}$				5.0		V
SWITCHING CHARACTERISTICS (Note 3	3)						
Turn-On Delay Time	t <sub>d(ON)</sub>	$V_{GS} = 10 \text{ V}, V_{DS}$ $I_{D} = 46 \text{ A}, R_{G}$	<sub>S</sub> = 50 V,		21		ns
Rise Time	t <sub>r</sub>	$I_D = 46 A, R_G$	= 6 Ω		9.5		
Turn-Off Delay Time	t <sub>d(OFF)</sub>				34		
Fall Time	t <sub>f</sub>				6.5		
DRAIN-SOURCE DIODE CHARACTERIS	TICS						
Forward Diode Voltage	V <sub>SD</sub>	V <sub>GS</sub> = 0 V,	$T_J = 25^{\circ}C$		0.85		V
		I <sub>S</sub> = 46 A T <sub>J</sub> = 125°C			0.73		1
Reverse Recovery Time	t <sub>RR</sub>	$V_{GS} = 0 \text{ V, dI}_{S}/\text{dt} = 1000 \text{ A}/\mu\text{s,}$ $I_{S} = 23 \text{ A}$			23.1		ns
Reverse Recovery Charge	Q <sub>RR</sub>				196		nC
Reverse Recovery Time	t <sub>RR</sub>	$V_{GS}$ = 0 V, $dI_S/dt$ = 100 A/ $\mu$ s, $I_S$ = 46 A			52.6		ns
Reverse Recovery Charge	$Q_{RR}$				66.1		nC

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

3. Switching characteristics are independent of operating junction temperatures

4. R<sub>θ,JA</sub> is determined with the device mounted on a 1 in<sup>2</sup> pad 2 oz copper pad on a 1.5 × 1.5 in. board of FR-4 material. R<sub>θ,JC</sub> is guaranteed by design while R<sub>θ,CA</sub> is determined by the user's board design.



a)  $45^{\circ}$ C/W when mounted on a 1 in<sup>2</sup> pad of 2 oz copper.



b) 111°C/W when mounted on a minimum pad of 2 oz copper.

- 5. Pulse Test: pulse width < 300  $\mu$ s, duty cycle < 2%.
  6.  $E_{AS}$  of 486 mJ is based on started  $T_J$  = 25°C,  $I_{AS}$  = 18 A,  $V_{DD}$  = 90 V,  $V_{GS}$  = 15 V. 100% test at  $I_{AS}$  = 51.5 A.
  7. As an N-ch device, the negative Vgs rating is for low duty cycle pulse occurrence only. No continuous rating is implied.

### TYPICAL CHARACTERISTICS




Figure 1. On-Region Characteristics




Figure 2. Transfer Characteristics




Figure 3. On-Resistance vs. Gate-to-Source Voltage




Figure 4. On-Resistance vs. Drain Current and Gate Voltage




Figure 5. On–Resistance Variation with Temperature




Figure 6. Drain-to-Source Leakage Current vs. Voltage

### **TYPICAL CHARACTERISTICS**




Figure 7. Capacitance Variation






Figure 9. Resistive Switching Time Variation vs. Gate Resistance

Figure 10. Diode Forward Voltage vs. Current

1.0




Figure 11. Maximum Rated Forward Biased Safe Operating Area




Figure 12. I<sub>PEAK</sub> vs. Time in Avalanche

## **TYPICAL CHARACTERISTICS**




Figure 13. Thermal Characteristics




Figure 14. Thermal Characteristics





0.10

0.10

SIDE VIEW

DFN5 5x6, 1.27P (SO-8FL) CASE 488AA **ISSUE N** 

**DATE 25 JUN 2018** 

### NOTES:

- DIMENSIONING AND TOLERANCING PER
- ASME Y14.5M, 1994.
  2. CONTROLLING DIMENSION: MILLIMETER.
  3. DIMENSION D1 AND E1 DO NOT INCLUDE
- MOLD FLASH PROTRUSIONS OR GATE BURRS

	MILLIMETERS				
DIM	MIN	NOM	MAX		
Α	0.90	1.00	1.10		
A1	0.00	-	0.05		
b	0.33	0.41	0.51		
С	0.23	0.28	0.33		
D	5.00	5.15	5.30		
D1	4.70	4.90	5.10		
D2	3.80	4.00	4.20		
E	6.00	6.15	6.30		
E1	5.70	5.90	6.10		
E2	3.45	3.65	3.85		
е	1.27 BSC				
G	0.51	0.575	0.71		
K	1.20	1.35	1.50		
L	0.51	0.575	0.71		
L1	0.125 REF				
M	3.00	3.40	3.80		
θ	0 °		12 °		

### **GENERIC MARKING DIAGRAM\***





XXXXXX = Specific Device Code

= Assembly Location Α

Υ = Year W = Work Week = Lot Traceability ZZ

\*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot " ", may or may not be present. Some products may not follow the Generic Marking.





**DETAIL** A

\*For additional information on our Pb-Free strategy and soldering details, please download the onsemi Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

**DIMENSIONS: MILLIMETERS** 

DOCUMENT NUMBER:	98AON14036D	Electronic versions are uncontrolled except when accessed directly from the Document Repository Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.		
DESCRIPTION:	DFN5 5x6, 1.27P (SO-8FL)		PAGE 1 OF 1	

onsemi and ONSEMI. are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

onsemi, ONSEMI, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at <a href="https://www.onsemi.com/site/pdf/Patent-Marking.pdf">www.onsemi.com/site/pdf/Patent-Marking.pdf</a>. Onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using **onsemi** products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by **onsemi**. "Typical" parameters which may be provided in **onsemi** data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. **onsemi** does not convey any license under any of its intellectual property rights nor the rights of others. **onsemi** products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use **onsemi** products for any such unintended or unauthorized application, Buyer shall indemnify and hold **onsemi** and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that **onsemi** was negligent regarding the design or manufacture of the part. **onsemi** is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

# ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

 $\textbf{Technical Library:} \ \underline{www.onsemi.com/design/resources/technical-documentation}$ 

onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support

For additional information, please contact your local Sales Representative at

www.onsemi.com/support/sales