MOSFET - Dual, N-Channel, **POWERTRENCH®**

Q1: 40 V, 156 A, 1.5 m Ω **Q2:** 40 V, 156 A, 1.5 m Ω



General Description

This device includes two 40 V N-Channel MOSFETs in a dual Power (5 mm x 6 mm) package. HS source and LS drain internally connected for half/full bridge, low source inductance package, low r_{DS(on)}/Qg FOM silicon.

Features

O1: N-Channel

- Max $r_{DS(on)} = 1.5 \text{ m}\Omega$ at $V_{GS} = 10 \text{ V}$, $I_D = 33 \text{ A}$
- Max $r_{DS(on)} = 2.2 \text{ m}\Omega$ at $V_{GS} = 4.5 \text{ V}$, $I_D = 26 \text{ A}$ Q2: N-Channel
- Max $r_{DS(on)} = 1.5 \text{ m}\Omega$ at $V_{GS} = 10 \text{ V}$, $I_D = 33 \text{ A}$
- Max $r_{DS(on)} = 2.2 \text{ m}\Omega$ at $V_{GS} = 4.5 \text{ V}$, $I_D = 26 \text{ A}$
- Ideal for Flexible Layout in Primary Side of Bridge Topology
- 100% UIL Tested
- Kelvin High Side MOSFET Drive Pin-out Capability
- This Device is Pb-Free and are RoHS Compliant

Applications


- POL Synchronous Dual
- One Phase Motor Half Bridge
- One Phase Motor Half Bridge
 Half/Full Bridge Secondary Synchronous Rectification Synchronous Rectif



ON Semiconductor®

www.onsemi.com

V _{DS}	r _{DS(ON)} MAX	I _D MAX
40 V	1.5 mΩ @ 10 V	156 A
	2.2 mΩ @ 4.5 V	1




PQFN8 5X6, 1.27P Power 5 x 6 CASE 483AT

MARKING DIAGRAM

\$Y&Z&3&K **FDMD** 8540L

FDMD8540L = Specific Device Code = ON Semiconductor Logo \$Y = Assembly Plant Code &Z = 3-Digit Date Code Format &3 &K = 2-Digits Lot Run Traceability Data



ORDERING INFORMATION

See detailed ordering and shipping information on page 9 of this data sheet.

MOSFET MAXIMUM RATINGS (T_A = 25°C unless otherwise noted)

Symbol		Q1	Q2	Unit		
V _{DS}	Drain to Source Volta	40	40	V		
V _{GS}	Gate to Source Volta	±20	±20	V		
I _D	Drain Current	- Continuous	T _C = 25°C (Note 3)	156	156	Α
		- Continuous	T _C = 100°C (Note 3)	99	99	1
		- Continuous	T _A = 25°C	33 (Note 4a)	33 (Note 4b)	1
		- Pulsed	(Note 2)	886	886	1
E _{AS}	Single Pulse Avalance	che Energy (Note 1)		541	541	mJ
P _D	Power Dissipation		T _C = 25°C	62	62	W
	Power Dissipation		T _A = 25°C	2.3 (Note 4a)	2.3 (Note 4b)	1
T _J , T _{STG}	Operating and Storag	Operating and Storage Junction Temperature Range			+150	°C


Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

- Q1: E_{AS} of 541 mJ is based on starting T_J = 25°C, L = 3 mH, I_{AS} = 19 A, V_{DD} = 40 V, V_{GS} = 10 V. 100% tested at L = 0.1 mH, I_{AS} = 59 A. Q2: E_{AS} of 541 mJ is based on starting T_J = 25°C, L = 3 mH, I_{AS} = 19 A, V_{DD} = 40 V, V_{GS} = 10 V. 100% tested at L = 0.1 mH, I_{AS} = 59 A.
 Pulsed Id please refer to Figure 11 and Figure 24 SOA graph for more details.
 Computed continuous current will be limited by thermal & Computed Continuous Current will be limited by thermal &
- electro-mechanical application board design.


THERMAL CHARACTERISTICS

Symbol	Parameter	Q1	Q2	Unit
$R_{\theta JC}$	Thermal Resistance, Junction-to-Case	2.0	2.0	°C/W
$R_{\theta JA}$	Thermal Resistance, Junction-to-Ambient	55 (Note 4a)	55 (Note 4b)	


 $R_{\theta JA}$ is determined with the device mounted on a 1 in 2 pad 2 oz copper pad on a 1.5 x 1.5 in. board of FR-4 material. $R_{\theta JC}$ is guaranteed by design while $R_{\theta CA}$ is determined by the user's board design.




a. 55°C/W when mounted on in² pad of 2 oz copper



b. 55°C/W when mounted on a 1 in² pad of 2 oz copper



c. 155°C/W when mounted on a minimum pad of 2 oz copper



d. 155°C/W when mounted on a minimum pad of 2 oz copper

ELECTRICAL CHARACTERISTICS ($T_J = 25^{\circ}C$ unless otherwise noted)

Symbol	Parameter	Test Condi	tion	Туре	Min	Тур	Max	Unit
OFF CHAR	ACTERISTICS			•	-			
BV _{DSS}	Drain to Source Breakdown Voltage	$I_D = 250 \mu\text{A}, V_{GS} = 0 \text{V}$	V	Q1 Q2	40 40	-	-	V
$\frac{\Delta BV_{DSS}}{\Delta T_{J}}$	Breakdown Voltage Temperature Coefficient	I _D = 250 mA, referenced to 25°C		Q1 Q2	- -	20 20	-	mV/°C
I _{DSS}	Zero Gate Voltage Drain Current	$V_{DS} = 32 \text{ V}, V_{GS} = 0 \text{ V}$	/	Q1 Q2	- -	-	1	μΑ
I _{GSS}	Gate to Source Leakage Current	$V_{GS} = \pm 20 \text{ V}, V_{DS} = 0$	V	Q1 Q2	- -	- -	±100 ±100	nA
ON CHAR	ACTERISTICS							
V _{GS(th)}	Gate to Source Threshold Voltage	$V_{GS} = V_{DS}, I_{D} = 250 \text{ r}$	nA	Q1 Q2	1.0 1.0	1.8 1.8	3.0 3.0	V
$\frac{\Delta V_{GS(th)}}{\Delta T_J}$	Gate to Source Threshold Voltage Temperature Coefficient	$I_D = 250 \mu A$, reference	ed to 25°C	Q1 Q2		-6 -6	SIGN	mV/°C
r _{DS(on)}	Static Drain to Source On Resistance	$V_{GS} = 10 \text{ V}, I_D = 33 \text{ A}$	•	Q1	_	1.25	1.5	mΩ
	Officesistance	$V_{GS} = 4.5 \text{ V}, I_D = 26 \text{ A}$		1		1.65	2.2	
		V _{GS} = 10 V, I _D = 33 A			12.	1.7	2.1	
		$V_{GS} = 10 \text{ V}, I_D = 33 \text{ A}$		Q2	-01	1.25	1.5	
		$V_{GS} = 4.5 \text{ V}, I_D = 26 \text{ A}$) `-'0'	36-X	1.65	2.2	
		$V_{GS} = 10 \text{ V}, I_D = 33 \text{ A}$, T _J = 125°C	0,	11/2	1.7	2.1	
9FS	Forward Transconductance	$V_{DD} = 5 \text{ V}, I_D = 33 \text{ A}$	E'OU	Q1 Q2	_	178 178	_	S
DYNAMIC	CHARACTERISTICS	Olym	7 1	Mr.				
C _{iss}	Input Capacitance	V _{DS} = 20 V; V _{GS} = 0 V f = 1 MHz	FOR	Q1 Q2	-	5670 5670	7940 7940	pF
C _{oss}	Output Capacitance	F=14MHZ		Q1 Q2	- -	1668 1668	2335 2335	pF
C _{rss}	Reverse Transfer Capacitance	SENTA.		Q1 Q2	- -	75 75	135 135	pF
R _g	Gate Resistance	,5		Q1 Q2	0.1 0.1	1.6 1.6	3.2 3.2	Ω
SWITCHIN	G CHARACTERISTICS	•		•			•	
t _{d(on)}	Turn-On Delay Time	V _{DD} = 20 V, I _D = 33 A V _{GS} = 10 V, R _{GEN} = 6	Ω	Q1 Q2	- -	15 15	28 28	ns
t _r	Rise Time			Q1 Q2	- -	13 13	24 24	ns
t _{d(off)}	Turn-Off Delay Time			Q1 Q2	- -	51 51	81 81	ns
t _f	Fall Time			Q1 Q2	_ _	14 14	25 25	ns
		V _{GS} = 0 V to 10 V	$V_{DD} = 20 \text{ V},$ $I_{D} = 33 \text{ A}$	Q1 Q2	-	81 81	113 113	nC
Q _{g(TOT)}	Total Gate Charge							
$Q_{g(TOT)}$ $Q_{g(TOT)}$	Total Gate Charge Total Gate Charge	V _{GS} = 0 V to 4.5 V	$V_{DD} = 20 \text{ V},$ $I_{D} = 33 \text{ A}$	Q1 Q2	- -	38 38	54 54	nC
	-		V _{DD} = 20 V,					nC nC


ELECTRICAL CHARACTERISTICS (T_J = 25°C unless otherwise noted) (continued)

Symbol	Parameter	Test Condition	Туре	Min	Тур	Max	Unit
DRAIN-SC	OURCE DIODE CHARACTERISTICS		_				
V _{SD}	Source to Drain Diode Forward Voltage	V _{GS} = 0 V, I _S = 33 A (Note 5)	Q1 Q2	_ _	0.8 0.8	1.3 1.3	V
V_{SD}	Source to Drain Diode Forward Voltage	V _{GS} = 0 V, I _S = 2 A (Note 5)	Q1 Q2	- -	0.7 0.7	1.2 1.2	V
t _{rr}	Reverse Recovery Time	I _F = 33 A, di/dt = 100 A/μs	Q1 Q2	- -	54 54	86 86	ns
Q _{rr}	Reverse Recovery Charge		Q1 Q2	- -	38 38	60 60	nC

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions. 5. Pulse Test: Pulse Width < 300 μs, Duty cycle < 2.0 %.

TYPICAL CHARACTERISTICS (Q1 N-CHANNEL)

(T_J = 25°C unless otherwise noted)



DRAIN TO SOURCE ON-RESISTANCE PULSE DURATION = 80 μs DUTY CYCLE = 0.5% MAX 4.5 $V_{GS} = 4 V$ V_{GS} = 4.5 V V_{GS} = 6 V $V_{GS} = 10 V$ 30 60 120 ID, DRAIN CURRENT (A)

Figure 1. On Region Characteristics




Figure 3. Normalized On Resistance vs. **Junction Temperature**

Figure 2. Normalized On-Resistance vs. **Drain Current and Gate Voltage**




Figure 4. On-Resistance vs. Gate to **Source Voltage**

TYPICAL CHARACTERISTICS (Q1 N-CHANNEL)

(T_J = 25°C unless otherwise noted) (continued)




Figure 5. Transfer Characteristics




Figure 6. Source to Gate Diode Forward Voltage vs. Source Current




Figure 7. Gate Charge Characteristics




Figure 8. Capacitance vs. Drain to Source Voltage




Figure 9. Unclamped Inductive Switching Capability





Figure 10. Maximum Continuous Drain Current vs. Case Temperature

TYPICAL CHARACTERISTICS (Q1 N-CHANNEL)


(T_J = 25°C unless otherwise noted) (continued)



30000 $P_{(pk)}$, PEAK TRANSIENT POWER (W) SINGLE PULSE 10000 $R_{\theta JC} = 2.0^{\circ} C/W$ T_C = 25°C 1000 100 10 10^{-2} 10 10 10^{-3} 10 t, PULSE WIDTH (sec)

Figure 11. Forward Bias Safe Operating Area

Figure 12. Single Pulse Maximum Power Dissipation



TYPICAL CHARACTERISTICS (Q2 N-CHANNEL)

(T_J = 25°C unless otherwise noted)




Figure 14. On-Region Characteristics




Figure 15. Normalized On-Resistance vs. Drain Current and Gate Voltage




Figure 16. Normalized On Resistance vs. Junction Temperature




Figure 17. On–Resistance vs. Gate to Source Voltage




Figure 18. Transfer Characteristics




Figure 19. Source to Gate Diode Forward Voltage vs. Source Current

TYPICAL CHARACTERISTICS (Q2 N-CHANNEL)

(T_J = 25°C unless otherwise noted) (continued)

10000





Figure 20. Gate Charge Characteristics






Figure 22. Unclamped Inductive Switching Capability




Figure 23. Maximum Continuous Drain Current vs. Case Temperature




Figure 24. Forward Bias Safe Operating Area




Figure 25. Single Pulse Maximum Power Dissipation

TYPICAL CHARACTERISTICS (Q2 N-CHANNEL)

(T_J = 25°C unless otherwise noted) (continued)




Figure 26. Junction-to-Case Transient Thermal Response Curve

PACKAGE MARKING AND ORDERING INFORMATION

Device Marking	Device	Package Type	Reel Size	Tape Width	Shipping [†]
FDMD8540L	FDMD8540L	PQFN8 5X6, 1.27P Power 5 x 6 (Pb–Free)	13"	12 mm	3000 / Tape & Reel
†For information on ta Specifications Brochu	pe and reel specification re, BRD8011/D.	ns, including part orient	ation and tape sizes,	please refer to our Tap	e and Reel Packaging

[†]For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

POWERTRENCH is registered trademark of Semiconductor Components Industries, LLC (SCILLC) or its subsidiaries in the United States and/or other countries.



PKG

TOP VIEW

SIDE VIEW

D3

(2X)

e1

-e-

ψĺψ

BOTTOM VIEW

Α

В

△ 0.10 C

SEE

0.10**M** C A B

0.05**M** C

E5

É2

(5X)

e3

Ф

-b (8X)

DETAIL A

(2X)



0.10 C

PKG Q

PIN # 1

┌^L (7X)

k2

z (4X)

re4

E3-J L1


INDICATOR

PQFN8 5X6, 1.27P CASE 483AT ISSUE B


DATE 28 APR 2021

NOTES:

- DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 2009.
- 2. CONTROLLING DIMENSION: MILLIMETERS
- COPLANARITY APPLIES TO THE EXPOSED PADS AS WELL AS THE TERMINALS,
- 4. DIMENSIONS D1 AND E1 DO NOT INCLUDE MOLD FLASH, PROTRUSIONS, OR GATE BURRS.
- SEATING PLANE IS DEFINED BY THE TERMINALS. "A1" IS DEFINED AS THE DISTANCE FROM THE SEATING PLANE TO THE LOWEST POINT ON THE PACKAGE BODY.
- 6. IT IS RECOMMENDED TO HAVE NO TRACES OR VIAS WITHIN THE KEEP OUT AREA.



DETAIL 'A' (SCALE: 2X)



*FOR ADDITIONAL INFORMATION ON OUR PB-FREE STRATEGY AND SOLDERING DETAILS, PLEASE DOWNLOAD THE ON SEMICONDUCTOR SOLDERING AND MOUNTING TECHNIQUES REFERENCE MANUAL, SOLDERRM/D.

DIM	MILLIMETERS					
DIW	MIN.	NOM.	MAX.			
Α	0.70	0.75	0.80			
A1	0.00	-	0.05			
А3	().20 REF				
b	0.41	0.51	0.61			
D	4.90	5.00	5.10			
D2	3.01	3.11	3.21			
D3	4.22	4.32	4.42			
Е	5.90	6.00	6.10			
E2	1.47	1.57	1.67			
E3	0.53	0.63	0.73			
E4	1.42	1.52	1.62			
E5	0.20	0.25	0.30			
е	·	1.27 BSC				
e1	;	3.81 BSC	;			
e/2		0.64 BSC	;			
e3	,	1.08 BSC	;			
e4		0.25 BSC	;			
k	0.60	0.70	0.80			
k1	0.45	0.55	0.65			
k2	0.60	0.70	0.80			
L	0.38	0.48	0.58			
L1	1.31	1.41	1.51			
z		0.34 REF				

DOCUMENT NUMBER:	98AON13668G	Electronic versions are uncontrolled except when accessed directly from the Document Rep Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.			
DESCRIPTION:	PQFN8 5X6, 1.27P		PAGE 1 OF 1		

onsemi and ONSEMI are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

onsemi, Onsemi, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at <a href="www.onsemi.org/www.onsemi.or

ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

 $\textbf{Technical Library:} \ \underline{www.onsemi.com/design/resources/technical-documentation}$

onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support

For additional information, please contact your local Sales Representative at www.onsemi.com/support/sales

