













CDCLVP1204

SCAS880F - AUGUST 2009-REVISED SEPTEMBER 2015

CDCLVP1204 Four LVPECL Output, High-Performance Clock Buffer

Features

- 2:4 Differential Buffer
- Selectable Clock Inputs Through Control Terminal
- Universal Inputs Accept LVPECL, LVDS, and LVCMOS/LVTTL
- Four LVPECL Outputs
- Maximum Clock Frequency: 2 GHz
- Maximum Core Current Consumption: 45 mA
- Very Low Additive Jitter: <100 fs, RMS in 10-kHz to 20-MHz Offset Range:
 - 57 fs, RMS (typical) at 122.88 MHz
 - 48 fs, RMS (typical) at 156.25 MHz
 - 30 fs, RMS (typical) at 312.5 MHz
- 2.375-V to 3.6-V Device Power Supply
- Maximum Propagation Delay: 450 ps
- Maximum Output Skew: 15 ps
- LVPECL Reference Voltage, V_{AC REF}, Available for Capacitive-Coupled Inputs
- Industrial Temperature Range: -40°C to +85°C
- Supports 105°C PCB Temperature (Measured at Thermal Pad)
- ESD Protection Exceeds 2 kV (HBM)

Applications

- Wireless Communications
- Telecommunications/Networking
- Medical Imaging
- Test and Measurement Equipment

3 Description

The CDCLVP1204 is a highly versatile, low additive jitter buffer that can generate four copies of LVPECL clock outputs from one of two selectable LVPECL, LVDS, or LVCMOS inputs for a variety of communication applications. It has a maximum clock frequency up to 2 GHz. The CDCLVP1204 features an on-chip multiplexer (MUX) for selecting one of two inputs that can be easily configured solely through a terminal. The overall additive control performance is less than 0.1 ps, RMS from 10 kHz to 20 MHz, and overall output skew is as low as 15 ps, making the device a perfect choice for use in demanding applications.

The CDCLVP1204 clock buffer distributes one of two selectable clock inputs (IN0, IN1) to four pairs of differential LVPECL clock outputs (OUT0, OUT3) with skew for clock distribution. CDCLVP1204 can accept two clock sources into an input multiplexer. The inputs can be LVPECL, LVDS, or LVCMOS/LVTTL.

The CDCLVP1204 is specifically designed for driving $50-\Omega$ transmission lines. When driving the inputs in single-ended mode, the LVPECL bias voltage (V_{AC REE}) must be applied to the unused negative input terminal. However, for high-speed performance up to 2 GHz, differential mode is strongly recommended.


The CDCLVP1204 is characterized for operation from -40°C to +85°C.

Device Information⁽¹⁾


PART NUMBER	PACKAGE	BODY SIZE (NOM)
CDCLVP1204	QFN (16)	3.00 mm × 3.00 mm

(1) For all available packages, see the orderable addendum at the end of the data sheet.

Simplified Schematic



Differential Output Peak-to-Peak Voltage vs. Frequency



An IMPORTANT NOTICE at the end of this data sheet addresses availability, warranty, changes, use in safety-critical applications, intellectual property matters and other important disclaimers. PRODUCTION DATA.



Table of Contents

1	Features 1		8.1 Overview	15
2	Applications 1		8.2 Functional Block Diagram	15
3	Description 1		8.3 Feature Description	15
4	Revision History2		8.4 Device Functional Modes	16
5	Pin Configuration and Functions 4	9	Applications and Implementation	20
6	Specifications5		9.1 Application Information	20
U	6.1 Absolute Maximum Ratings		9.2 Typical Application	20
	6.2 ESD Ratings	10	Power Supply Recommendations	<mark>22</mark>
	6.3 Recommended Operating Conditions	11	Layout	23
	6.4 Thermal Information		11.1 Layout Guidelines	23
	6.5 Terminal Characteristics 6		11.2 Layout Example	23
	6.6 Electrical Characteristics: LVCMOS Input		11.3 Thermal Considerations	23
	6.7 Electrical Characteristics: Differential Input	12	Device and Documentation Support	24
	6.8 Electrical Characteristics: LVPECL Output		12.1 Documentation Support	24
	6.9 Electrical Characteristics: LVPECL Output		12.2 Community Resources	24
	6.10 Timing Diagrams		12.3 Trademarks	24
	6.11 Typical Characteristics		12.4 Electrostatic Discharge Caution	24
7	Parameter Measurement Information		12.5 Glossary	24
•	7.1 Test Configurations	13	Mechanical, Packaging, and Orderable	
8	Detailed Description		Information	24
•	Detailed Description			

4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Cł	nanges from Revision E (September 2014) to Revision F	Page
•	Deleted Device Comparison Table; same information in POA	1
•	Added Support for 105°C thermal pad temperature	1
•	Changed Handing Ratings to ESD Ratings (format update).	5
•	Added added PCB temperature in Recommended Operating Conditions	5
•	Added V_{OH} specification for $T_{PCB} \le 105^{\circ}C$ in Electrical Characteristics: LVPECL Output, at VCC = 2.375 V to 2.625 V	6
•	Added V_{OL} specification for $T_{PCB} \le 105$ °C in Electrical Characteristics: LVPECL Output, at VCC = 2.375 V to 2.625 V	6
•	Added I_{EE} specification for $T_{PCB} \le 105^{\circ}C$ in Electrical Characteristics: LVPECL Output, at VCC = 2.375 V to 2.625 V	8
•	Added I_{CC} specification for $T_{PCB} \le 105^{\circ}C$ in Electrical Characteristics: LVPECL Output, at VCC = 2.375 V to 2.625 V	8
•	Added V_{OH} specification for $T_{PCB} \le 105^{\circ}C$ in Electrical Characteristics: LVPECL Output, at VCC = 3 V to 3.6 V	8
•	Added V_{OL} specification for $T_{PCB} \le 105^{\circ}C$ in Electrical Characteristics: LVPECL Output, at VCC = 3 V to 3.6 V	8
•	Added I_{EE} specification for $T_{PCB} \le 105^{\circ}C$ in Electrical Characteristics: LVPECL Output, at VCC = 3 V to 3.6 V	10
•	Added I_{CC} specification for $T_{PCB} \le 105^{\circ}C$ in Electrical Characteristics: LVPECL Output, at VCC = 3 V to 3.6 V	10
<u>.</u>	Added Thermal Considerations section	23
Cł	nanges from Revision D (June 2014) to Revision E	Page
•	Changed JEDEC symbol from θ_{JA} to $R_{\theta JA}$	5
•	Added NOTE at the beginning of Applications and Implementation section	20

Submit Documentation Feedback

Changes from Revision C (August 2011) to Revision D

Copyright © 2009–2015, Texas Instruments Incorporated

Page

Su

2

Added data sheet flow and layout to conform with new TI standards. Added the following sections: *Application and Implementation*; *Power Supply Recommendations*; *Layout*, *Device and Documentation Support*, *Mechanical*,

Packaging, and Ordering Information1


	4:		
www	TI.	ററ	m

	A	_
•	Added f_{IN} = 125 MHz, 312.5 MHz for $V_{OUT, DIFF, PP}$. 0
•	Added Typical values, Max values, and footnotes for 122.88 MHz, 156.25 MHz, and 312.5 MHz test conditions corresponding to Random Additive Jitter in Electrical Characteristics: LVPECL Output, at V _{CC} = 2.375 V to 2.625 V	7
•	Added Typical values, Max values, and footnotes for 122.88 MHz, 156.25 MHz, and 312.5 MHz test conditions corresponding to Random Additive Jitter in Electrical Characteristics: LVPECL Output, at $V_{CC} = 3.0 \text{ V}$ to 3.6 V	9
CI	hanges from Revision B (May, 2010) to Revision C	ige
•	Revised description of pin 8	. 4
•	Corrected V _{IL} parameter description in <i>Electrical Characteristics</i> table for LVCMOS inputs	6
•	Added footnote (2) to <i>Electrical Characteristics</i> table for LVPECL Output, V _{CC} = 2.375 V to 2.625 V	6
•	Changed recommended resistor values in Figure 12(a)	16
•	Changed recommended resistor values in Figure 16	18
<u>•</u>	Changed recommended resistor values in Figure 17	18
CI	hanges from Revision A (October, 2009) to Revision B	ıge
•	Changed descriptions of INP0, INP1 and INN0, INN1 pins in <i>Pin Descriptions</i> table	. 4
•	Changed descriptions of all output pins in <i>Pin Descriptions</i> table	

Product Folder Links: CDCLVP1204



5 Pin Configuration and Functions



(1) Thermal pad must be soldered to ground.

Pin Functions

1 III I diletions				
PI	N	TVDE	DECODIDETION	
NAME	NUMBER	TYPE	DESCRIPTION	
V _{CC}	5	Power	3.3-V supply for the device	
GND	1	Ground	Device ground	
INP0, INN0	6, 7	Input	Differential input pair or single-ended input. Unused input pair can be left floating.	
INP1, INN1	3, 4	Input	Redundant differential input pair or single-ended input. Unused input pair can be left floating.	
OUTP3, OUTN3	15, 16	Output	Differential LVPECL output pair no. 3. Unused output pair can be left floating.	
OUTP2, OUTN2	13, 14	Output	Differential LVPECL output pair no. 2. Unused output pair can be left floating.	
OUTP1, OUTN1	11, 12	Output	Differential LVPECL output pair no. 1. Unused output pair can be left floating.	
OUTP0 OUTN0	9, 10	Output	Differential LVPECL output pair no. 0. Unused output pair can be left floating.	
V _{AC_REF}	8	_	Bias voltage output for capacitive-coupled inputs. Do not use V_{AC_REF} at V_{CC} < 3 V. If used, it is recommended to use a 0.1- μ F capacitor to GND on this pin. The output current is limited to 2 mA.	
IN_SEL	2	_	Pulldown (see <i>Terminal Characteristics</i>) MUX select input for input choice (see <i>Table 1</i>)	

Table 1. Input Selection Table

IN_SEL	ACTIVE CLOCK INPUT
0	INP0, INN0
1	INP1, INN1

Product Folder Links: CDCLVP1204

Submit Documentation Feedback



Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted) (1)

		MIN	MAX	UNIT
V _{CC}	Supply voltage range (2)	-0.5	4.6	V
V _{IN}	Input voltage range ⁽³⁾	-0.5	V _{CC} + 0.5	V
V _{OUT}	Output voltage range ⁽³⁾	-0.5	V _{CC} + 0.5	V
I _{IN}	Input current		20	mA
I _{OUT}	Output current		50	mA
T _A	Specified free-air temperature range (no airflow)	-40	85	٥°
TJ	Maximum junction temperature		125	°C
T _{stg}	Storage temperature	-65	150	ů

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability..

6.2 ESD Ratings

			VALUE	UNIT
V _(ESD)	Electrostatic discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	±2000	V

⁽¹⁾ JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

Over operating free-air temperature range (unless otherwise noted).

		MIN	NOM	MAX	UNIT
V _{CC}	Supply voltage	2.375	2.50/3.30	3.60	V
T _A	Ambient temperature	-40		85	°C
T _{PCB}	PCB temperature (measured at thermal pad)			105	°C

6.4 Thermal Information

		CDCLVP1204	
	THERMAL METRIC ⁽¹⁾⁽²⁾⁽³⁾	RGT (QFN)	UNIT
		16 PINS	
$R_{\theta JA}$		51.8, 0 LFM ⁽⁴⁾	
	Junction-to-ambient thermal resistance	22.6, 150 LFM ⁽⁴⁾	°C/W
		19.2, 400 LFM ⁽⁴⁾	
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	79	°C/W
$R_{\theta JP}^{(5)}$	Junction-to-pad thermal resistance	6.12 ⁽⁴⁾	°C/W
ΨЈТ	Junction-to-top characterization parameter	1.4	°C/W
ΨЈВ	Junction-to-board characterization parameter	19	°C/W
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	6.12	°C/W

⁽¹⁾ For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report, SPRA953.

Product Folder Links: CDCLVP1204

All supply voltages must be supplied simultaneously.

The input and output negative voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

The package thermal resistance is calculated in accordance with JESD 51 and JEDEC 2S2P (high-K board).

Connected to GND with four thermal vias (0.3-mm diameter).

² x 2 vias on Pad

R_{0,JP} (junction-to-pad) is used for the QFN package, because the primary heat flow is from the junction to the GND pad of the QFN package.



6.5 Terminal Characteristics

PARAMETER		MIN	TYP	MAX	UNIT
R _{PULLDOWN}	Input pulldown resistor		150		kΩ

6.6 Electrical Characteristics: LVCMOS Input

At V_{CC} = 2.375 V to 3.6 V and T_A = -40°C to +85°C and $T_{PCB} \le 105$ °C (unless otherwise noted). (1)

	71	105 (<u> </u>		
	PARAMETER	TEST CONDITIONS	MIN	TYP MAX	UNIT
f_{IN}	Input frequency			200	MHz
V_{th}	Input threshold voltage	External threshold voltage applied to complementary input	1.1	1.8	٧
V_{IH}	Input high voltage		$V_{th} + 0.1$	V_{CC}	٧
V_{IL}	Input low voltage		0	$V_{th} - 0.1$	V
I _{IH}	Input high current	$V_{CC} = 3.6 \text{ V}, V_{IH} = 3.6 \text{ V}$		40	μΑ
I _{IL}	Input low current	$V_{CC} = 3.6 \text{ V}, V_{IL} = 0 \text{ V}$		-40	μΑ
Δ_V/Δ_T	Input edge rate	20% to 80%	1.5		V/ns
I _{CAP}	Input capacitance			5	pF

⁽¹⁾ Figure 6 and Figure 7 show DC test setup.

6.7 Electrical Characteristics: Differential Input

At V_{CC} = 2.375 V to 3.6 V and T_A = -40°C to +85°C and $T_{PCB} \le 105$ °C (unless otherwise noted). (1)

	PARAMETER	TEST CONDITIONS	MIN	TYP MAX	UNIT
f _{IN}	Input frequency	Clock input		2000	MHz
V _{IN, DIFF, PP}	Differential input most most most make	f _{IN} ≤ 1.5 GHz	0.1	1.5	V
	Differential input peak-peak voltage	1.5 GHz ≤ f _{IN} ≤ 2 GHz	0.2	1.5	V
V _{ICM}	Input common-mode level		1	V _{CC} - 0.3	V
I _{IH}	Input high current	V _{CC} = 3.6 V, V _{IH} = 3.6 V		40	μΑ
I _{IL}	Input low current	V _{CC} = 3.6 V, V _{IL} = 0 V		-40	μΑ
ΔV/ΔΤ	Input edge rate	20% to 80%	1.5		V/ns
I _{CAP}	Input capacitance			5	pF

⁽¹⁾ Figure 5 and Figure 8 show DC test setup. Figure 9 shows AC test setup.

6.8 Electrical Characteristics: LVPECL Output

 V_{CC} = 2.375 V to 2.625 V; T_A = -40°C to +85°C and $T_{PCB} \le 105$ °C (unless otherwise noted). (1)

	PARAMETER	TEST CONDITIONS	MIN	TYP MAX	UNIT
V	Output high voltage	T _A ≤ 85°C	V _{CC} - 1.26	$V_{CC} - 0.9$	V
V _{OH}	Output high voltage	T _{PCB} ≤ 105°C	V _{CC} - 1.26	V _{CC} - 0.83	V
V	Output low voltage	T _A ≤ 85°C	V _{CC} – 1.7	V _{CC} – 1.3	V
V _{OL}	Output low voltage	T _{PCB} ≤ 105°C	V _{CC} – 1.7	V _{CC} – 1.25	V
V _{OUT, DIFF, PP}	Differential output peak-peak	f _{IN} ≤ 2 GHz	0.5	1.35	V
	voltage	f _{IN} = 125 MHz, 312.5 MHz		1.15	V
V_{AC_REF}	Input bias voltage(2)	I _{AC_REF} = 2 mA	V _{CC} – 1.6	V _{CC} - 1.1	V
	Propagation delay	$V_{IN, DIFF, PP} = 0.1 V$		450	ps
t _{PD}	Fropagation delay	$V_{IN, DIFF, PP} = 0.3 V$		450	ps
t _{SK,PP}	Part-to-part skew			100	ps
t _{SK,O}	Output skew			15	ps
t _{SK,P}	Pulse skew (with 50% duty cycle input)	Crossing-point-to-crossing-point distortion, f _{OUT} = 100 MHz	-50	50	ps

⁽¹⁾ Figure 10 and Figure 11 show DC and AC test setup.

Product Folder Links: CDCLVP1204

Submit Documentation Feedback

⁽²⁾ Internally generated bias voltage (V_{AC_REF}) is for 3.3 V operation only. It is recommended to apply externally generated bias voltage for V_{CC} < 3 V.



 V_{CC} = 2.375 V to 2.625 V; T_A = -40°C to +85°C and $T_{PCB} \le 105$ °C (unless otherwise noted).⁽¹⁾

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
		$ f_{OUT} = 100 \text{ MHz}, \ V_{\text{IN,SE}} = V_{\text{CC}}, \\ V_{\text{th}} = 1.25 \text{ V}, \\ 10 \text{ kHz to 20 MHz} $		0.081		ps, RMS
		$f_{OUT} = 100 \text{ MHz}, V_{IN,SE} = 0.9 \text{ V}, V_{th} = 1.1 \text{ V}, 10 \text{ kHz to } 20 \text{ MHz}$		0.091		ps, RMS
		$\begin{split} f_{OUT} &= 2 \text{ GHz}, V_{\text{IN,DIFF,PP}} = 0.2 \text{ V}, \\ V_{\text{ICM}} &= 1 \text{ V}, 10 \text{ kHz to } 20 \text{ MHz} \end{split}$		0.041		ps, RMS
		$\begin{split} f_{OUT} &= 100 \text{ MHz}, \text{ V}_{\text{IN,DIFF,PP}} = 0.15 \text{ V}, \\ \text{V}_{\text{ICM}} &= 1 \text{ V}, \text{ 10 kHz to 20 MHz} \end{split}$		0.088		ps, RMS
		$\begin{split} f_{OUT} &= 100 \text{ MHz}, \text{ V}_{\text{IN,DIFF,PP}} = 1 \text{ V}, \\ \text{V}_{\text{ICM}} &= 1 \text{ V}, \text{ 10 kHz to 20 MHz} \end{split}$		0.081		ps, RMS
		$f_{OUT} = 122.88 \text{ MHz}, ^{(3)(4)} \\ \text{Square Wave, V}_{\text{IN-PP}} = 1 \text{ V}, \\ 12 \text{ kHz to 20 MHz}$		0.057	0.088	ps, RMS
		$f_{OUT} = 122.88 \text{ MHz}, ^{(3)(4)} \\ \text{Square Wave, V}_{\text{IN-PP}} = 1 \text{ V}, \\ 10 \text{ kHz to 20 MHz}$		0.057	0.088	ps, RMS
t _{RJIT}	Random additive jitter (with 50% duty cycle input)	$f_{OUT} = 122.88 \text{ MHz}, {}^{(3)(4)}$ Square Wave, $V_{IN-PP} = 1 \text{ V},$ 1 kHz to 40 MHz		0.086	0.121	ps, RMS
		$f_{OUT} = 156.25 \text{ MHz}, {}^{(3)(5)}$ Square Wave, $V_{IN-PP} = 1 \text{ V},$ 12 kHz to 20 MHz		0.048	0.071	ps, RMS
		$f_{OUT} = 156.25 \text{ MHz}, {}^{(3)(5)}$ Square Wave, $V_{IN-PP} = 1 \text{ V},$ 10 kHz to 20 MHz		0.048	0.071	ps, RMS
		f _{OUT} = 156.25 MHz, ⁽³⁾⁽⁵⁾ Square Wave, V _{IN-PP} = 1 V, 1 kHz to 40 MHz		0.068	0.097	ps, RMS
		$f_{OUT} = 312.5 \text{ MHz}, ^{(3)}(6) $ Square Wave, $V_{IN-PP} = 1 \text{ V},$ 12 kHz to 20 MHz		0.030	0.048	ps, RMS
		$f_{OUT} = 312.5 \text{ MHz,}^{(3)(6)}$ Square Wave, $V_{IN-PP} = 1 \text{ V,}$ 10 kHz to 20 MHz		0.030	0.048	ps, RMS
		$f_{OUT} = 312.5 \text{ MHz}, ^{(3)(6)}$ Square Wave, $V_{IN-PP} = 1 \text{ V},$ 1 kHz to 40 MHz		0.045	0.068	ps, RMS

 ⁽³⁾ Input source RMS Jitter (t_{RJIT_IN}) and Total RMS Jitter (t_{RJIT_OUT}) measured using Agilent E5052 Phase Noise Analyzer. Buffer device random additive jitter computed as: t_{RJIT} = SQRT[(t_{RJIT_OUT})² - (t_{RJIT_IN})²].
 (4) Input source: 122.88 MHz Rohde & Schwarz SMA100A Signal Generator.
 (5) Input source: 156.25 MHz Rohde & Schwarz SMA100A Signal Generator.

Input source: 312.5 MHz Rohde & Schwarz SMA100A Signal Generator.



 V_{CC} = 2.375 V to 2.625 V; T_A = -40°C to +85°C and $T_{PCB} \le 105$ °C (unless otherwise noted).⁽¹⁾

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t_R/t_F	Output rise/fall time	20% to 80%			200	ps
	Supply internal autrent	Outputs unterminated $T_A \le 85^{\circ}C$			45	mA
IEE	Supply internal current	Outputs unterminated, T _{PCB} ≤ 105°C			47	mA
	Output and internal augusty augusty	All outputs terminated, 50 Ω to $V_{CC}-2\\T_{A}\leq 85^{o}C$			170	mA
Icc	Output and internal supply current	All outputs terminated, 50 Ω to V _{CC} $-$ 2 T _{PCB} \leq 105°C			186	mA

6.9 Electrical Characteristics: LVPECL Output

 $V_{CC} = 3 \text{ V}$ to 3.6 V; $T_A = -40^{\circ}\text{C}$ to +85°C and $T_{PCB} \le 105^{\circ}\text{C}$ (unless otherwise noted). (1)

	PARAMETER	TEST CONDITIONS	MIN	TYP MAX	UNIT
	Output high valtages	T _A ≤ 85°C	V _{CC} - 1.26	V _{CC} - 0.9	V
V _{OH}	Output high voltage	T _{PCB} ≤ 105°C	V _{CC} - 1.26	V _{CC} - 0.85	V
M	Output low voltage	T _A ≤ 85°C	V _{CC} – 1.7	V _{CC} – 1.3	V
V_{OL}		T _{PCB} ≤ 105°C	V _{CC} – 1.7	V _{CC} – 1.3	V
V _{OUT, DIFF, PP}	Differential output peak-peak voltage	f _{IN} ≤ 2 GHz	0.65	1.35	V
V_{AC_REF}	Input bias voltage	I _{AC_REF} = 2 mA	V _{CC} – 1.6	V _{CC} - 1.1	V
4	Propagation delay	$V_{IN, DIFF, PP} = 0.1 \text{ V}$		450	ps
t _{PD}	Propagation delay	$V_{IN, DIFF, PP} = 0.3 V$		450	ps
t _{SK,PP}	Part-to-part skew			100	ps
t _{SK,O}	Output skew			15	ps
t _{SK,P}	Pulse skew (with 50% duty cycle input)	Crossing-point-to-crossing-point distortion, f _{OUT} = 100 MHz	-50	50	ps

Product Folder Links: CDCLVP1204

Submit Documentation Feedback

Copyright © 2009–2015, Texas Instruments Incorporated

8

⁽¹⁾ Figure 10 and Figure 11 show DC and AC test setup.



 $V_{CC} = 3 \text{ V to } 3.6 \text{ V}; T_A = -40^{\circ}\text{C to } +85^{\circ}\text{C and } T_{PCB} \le 105^{\circ}\text{C (unless otherwise noted)}.$

	PARAMETER	TEST CONDITIONS	MIN TYP I	MAX UNIT
		$\begin{split} &f_{\text{OUT}} = 100 \text{ MHz}, \text{ V}_{\text{IN,SE}} = \text{V}_{\text{CC}}, \text{ V}_{\text{th}} = \\ &1.65 \text{ V}, \\ &10 \text{ kHz to 20 MHz} \end{split}$	0.079	ps, RMS
		$\begin{aligned} f_{OUT} &= 100 \text{ MHz}, V_{\text{IN,SE}} = 0.9 \text{V}, \\ V_{\text{th}} &= 1.1 \text{V}, 10 \text{kHz to } 20 \text{MHz} \end{aligned}$	0.097	ps, RMS
	Random additive jitter (with 50% duty cycle input)	$\begin{split} f_{OUT} &= 2 \text{ GHz}, V_{IN,DIFF,PP} = 0.2 \text{ V}, \\ V_{ICM} &= 1 \text{ V}, 10 \text{ kHz to 20 MHz} \end{split}$	0.058	ps, RMS
	f _{OUT} = 100 MHz ⁽²⁾	$\begin{split} f_{OUT} &= 100 \text{ MHz}, V_{IN,DIFF,PP} = 0.15 \text{ V}, \\ V_{ICM} &= 1 \text{ V}, 10 \text{ kHz to } 20 \text{ MHz} \end{split}$	0.094	ps, RMS
t _{RJIT}		$\begin{split} f_{OUT} &= 100 \text{ MHz}, V_{IN,DIFF,PP} = 1 \text{ V}, \\ V_{ICM} &= 1 \text{ V}, 10 \text{ kHz to 20 MHz} \end{split}$	0.088	ps, RMS
RJII		f_{OUT} = 100 MHz, Input AC coupled, V_{ICM} = V_{AC_REF} , 12 kHz to 20 MHz	0.068	ps, RMS
	Random additive jitter (with 50% duty cycle input) $f_{OUT} = 122.88 \text{ MHz}^{(2)}$	f _{OUT} = 122.88 MHz, ^{(3) (4)} Square Wave, V _{IN-PP} = 1 V, 12 kHz to 20 MHz	0.057	ps, RMS
		f _{OUT} = 122.88 MHz, ⁽³⁾⁽⁴⁾ Square Wave, V _{IN-PP} = 1 V, 10 kHz to 20 MHz	0.057	ps, RMS
		f _{OUT} = 122.88 MHz, ⁽³⁾ (4) Square Wave, V _{IN-PP} = 1 V, 1 kHz to 40 MHz	0.086	ps, RMS

Product Folder Links: CDCLVP1204

Parameter is specified by characterization. Not tested in production. Input source: 122.88 MHz Rohde & Schwarz SMA100A Signal Generator. Input source RMS Jitter (t_{RJIT_IN}) and Total RMS Jitter (t_{RJIT_OUT}) measured using Agilent E5052 Phase Noise Analyzer. Buffer device random additive jitter computed as: $t_{RJIT} = SQRT[(t_{RJIT_OUT})^2 - (t_{RJIT_IN})^2]$.



 $V_{CC} = 3 \text{ V to } 3.6 \text{ V; } T_A = -40 ^{\circ}\text{C to } +85 ^{\circ}\text{C and } T_{PCB} \le 105 ^{\circ}\text{C (unless otherwise noted)}.$

	PARAMETER	TEST CONDITIONS	MIN TYP	MAX	UNIT
		$f_{OUT} = 156.25 \text{ MHz}, {}^{(4)(5)}$ Square Wave, $V_{\text{IN-PP}} = 1 \text{ V},$ 12 kHz to 20 MHz	0.048		ps, RMS
	Random additive jitter (with 50% duty cycle input) $f_{OUT} = 156.25 \text{ MHz}^{(2)}$	$f_{OUT} = 156.25 \text{ MHz}, ^{(4)(5)} \\ \text{Square Wave, V}_{\text{IN-PP}} = 1 \text{ V}, \\ 10 \text{ kHz to } 20 \text{ MHz}$	0.048		ps, RMS
		$f_{OUT} = 156.25 \text{ MHz}, ^{(4)(5)} \\ \text{Square Wave, V}_{\text{IN-PP}} = 1 \text{ V}, \\ 1 \text{ kHz to 40 MHz}$	0.068		ps, RMS
t _{RJIT}		$f_{OUT} = 312.5 \text{ MHz,}^{(4)(6)}$ Square Wave, $V_{\text{IN-PP}} = 1 \text{ V,}$ 12 kHz to 20 MHz	0.030		ps, RMS
	Random additive jitter (with 50% duty cycle input) $f_{OUT} = 312.5 \text{ MHz}^{(2)}$	$f_{OUT} = 312.5 \text{ MHz,}^{(4)(6)}$ Square Wave, $V_{IN-PP} = 1 \text{ V,}$ 10 kHz to 20 MHz	0.030		ps, RMS
		$f_{OUT} = 312.5 \text{ MHz,}^{(4)(6)}$ Square Wave, $V_{IN-PP} = 1 \text{ V,}$ 1 kHz to 40 MHz	0.045		ps, RMS
t _R /t _F	Output rise/fall time	20% to 80%		200	ps
	Supply internal aurrent	Outputs unterminated T _A ≤ 85°C		45	mA
I _{EE}	Supply internal current	Outputs unterminated, $T_{PCB} \le 105^{\circ}C$		47	mA
	Output and internal aupply aurrent	All outputs terminated, 50 Ω to V _{CC} – 2 T _A \leq 85°C		170	mA
I _{CC}	Output and internal supply current	All outputs terminated, 50 Ω to V_{CC} – 2 $T_{PCB} \le 105^{\circ}C$		186	mA

 ⁽⁵⁾ Input source: 156.25 MHz Rohde & Schwarz SMA100A Signal Generator.
 (6) Input source: 312.5 MHz Rohde & Schwarz SMA100A Signal Generator.

10 Submit Documentation Feedback



6.10 Timing Diagrams





Figure 1. Output Voltage and Rise/Fall Time



- (1) Output skew is calculated as the greater of the following: As the difference between the fastest and the slowest t_{PLHn} (n = 0, 1, 2....11), or as the difference between the fastest and the slowest t_{PHLn} (n = 0, 1, 2....11).
- (2) Part-to-part skew is calculated as the greater of the following: As the difference between the fastest and the slowest t_{PLHn} (n = 0, 1, 2....11) across multiple devices, or the difference between the fastest and the slowest t_{PHLn} (n = 0, 1, 2....11) across multiple devices.


Figure 2. Output and Part-To-Part Skew

Product Folder Links: CDCLVP1204



6.11 Typical Characteristics

At $T_A = -40$ °C to +85°C (unless otherwise noted).



Frequency




Figure 4. Differential Output Peak-To-Peak Voltage Vs Frequency

Product Folder Links: CDCLVP1204



7 Parameter Measurement Information

7.1 Test Configurations

Figure 5 through Figure 11 illustrate how the device must be set up for a variety of test configurations for each block for the CDCLVP1204.




Figure 5. DC-Coupled LVPECL Input During Device Test




Figure 6. DC-Coupled LVCMOS Input During Device Test




Figure 7. Voltage Variation Over LVCMOS V_{th} Levels



Test Configurations (continued)




Figure 8. DC-Coupled LVDS Input During Device Test




Figure 9. AC-Coupled Differential Input To Device




Figure 10. LVPECL Output DC Configuration During Device Test




Figure 11. LVPECL Output AC Configuration During Device Test

Submit Documentation Feedback




8 Detailed Description

8.1 Overview

The CDCLVP1204 is an open emitter for LVPECL outputs. Therefore, proper biasing and termination are required to ensure correct operation of the device and to minimize signal integrity. The proper termination for LVPECL outputs is a 50 Ω to (V_{CC} –2) V, but this DC voltage is not readily available on PCB. Therefore, a Thevenin equivalent circuit is worked out for the LVPECL termination in both direct-coupled (DC) and AC-coupled configurations. These configurations are shown in Figure 12 (a and b) for V_{CC} = 2.5 V and Figure 13 (a and b) for V_{CC} = 3.3 V, respectively. It is recommended to place all resistive components close to either the driver end or the receiver end. If the supply voltage for the driver and receiver is different, AC coupling is required.

8.2 Functional Block Diagram



8.3 Feature Description

The CDCLVP1204 is a low additive jitter universal to LVPECL fan out buffer with 2 selectable inputs. The small package, low output skew, and low additive jitter make for a flexible device in demanding applications.


Copyright © 2009–2015, Texas Instruments Incorporated




8.4 Device Functional Modes

The two inputs of the CDCLVP1204 are internally muxed together and can be selected via the control pin. Unused inputs and outputs can be left floating to reduce overall component cost. Both AC and DC coupling schemes can be used with the CDCLVP1204 to provide greater system flexibility.

8.4.1 LVPECL Output Termination



(a) Output DC Termination



(b) Output AC Termination

Figure 12. LVPECL Output DC and AC Termination For $V = 2.5 V_{CC}$


Submit Documentation Feedback



Device Functional Modes (continued)

CDCLVP1204

150 Ω



V_{BB} LVPECL

50 Ω

(b) Output AC Termination

Figure 13. LVPECL Output DC and AC Termination for $V = 3.3 V_{CC}$

8.4.2 Input Termination

The CDCLVP1204 inputs can be interfaced with LVPECL, LVDS, or LVCMOS drivers. Figure 14 illustrates how to DC couple an LVCMOS input to the CDCLVP1204. The series resistance (R_S) must be placed close to the LVCMOS driver; its value is calculated as the difference between the transmission line impedance and the driver output impedance.




Figure 14. DC-Coupled LVCMOS Input to CDCLVP1204

Copyright © 2009–2015, Texas Instruments Incorporated



Device Functional Modes (continued)

Figure 15 shows how to DC couple LVDS inputs to the CDCLVP1204. Figure 16 and Figure 17 describe the method of DC coupling LVPECL inputs to the CDCLVP1204 for $V_{CC} = 2.5 \text{ V}$ and $V_{CC} = 3.3 \text{ V}$, respectively.




Figure 15. DC-Coupled LVDS Inputs To CDCLVP1204




Figure 16. DC-Coupled LVPECL Inputs to CDCLVP1204 ($V_{CC} = 2.5 \text{ V}$)




Figure 17. DC-Coupled LVPECL Inputs to CDCLVP1204 ($V_{CC} = 3.3 \text{ V}$)

Submit Documentation Feedback



Device Functional Modes (continued)

Figure 18 and Figure 19 show the technique of AC-coupling differential inputs to the CDCLVP1204 for $V_{CC} = 2.5$ V and $V_{CC} = 3.3$ V, respectively. It is recommended to place all resistive components close to either the driver end or the receiver end. If the supply voltages of the driver and receiver are different, AC coupling is required.




Figure 18. AC-Coupled LVPECL Inputs To CDCLVP1204 ($V_{CC} = 2.5 \text{ V}$)




Figure 19. AC-Coupled LVPECL Inputs To CDCLVP1204 (V_{CC} = 3.3 V)



9 Applications and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

9.1 Application Information

The CDCLVP1204 is a low additive jitter LVPECL fanout buffer that can generate four copies of two selectable LVPECL, LVDS, or LVCMOS inputs. The CDCLVP1204 can accept reference clock frequencies up to 2 GHz while providing low output skew.

9.2 Typical Application

9.2.1 Fanout Buffer for Line Card Application




Figure 20. CDCLVP1204 Typical Application

Submit Documentation Feedback



Typical Application (continued)

9.2.1.1 Design Requirements

The CDCLVP1204 shown in Figure 20 is configured to be able to select two inputs, a 156.25-MHz LVPECL clock from the backplane, or a secondary 156.25-MHz LVCMOS 2.5-V oscillator. Either signal can be then fanned out to desired devices, as shown.

The configuration example is driving 4 LVPECL receivers in a line card application with the following properties:

- The PHY device has internal AC coupling and appropriate termination and biasing. The CDCLVP1204 will need to be provided with 86-Ω emitter resistors near the driver for proper operation.
- The ASIC is capable of DC coupling with a 2.5-V LVPECL driver such as the CDCLVP1204. This ASIC features internal termination so no additional components are needed.
- The FPGA requires external AC coupling but has internal termination. Again, 86-Ω emitter resistors are placed near the CDCLVP1204 and 0.1 μF are placed to provide AC coupling. Similarly, the CPU is internally terminated and requires external AC coupling capacitors.

9.2.1.2 Detailed Design Procedure

Refer to *Input Termination* for proper input terminations, dependent on single ended or differential inputs.


Refer to LVPECL Output Termination for output termination schemes depending on the receiver application.

Unused outputs can be left floating.

In this example, the PHY, ASIC, and FPGA/CPU require different schemes. Power supply filtering and bypassing is critical for low noise applications.

See *Power Supply Recommendations* for recommended filtering techniques. A reference layout is provided on the CDCLVP1204 Evaluation Module at SCAU032.

9.2.1.3 Application Curves



The CDCLVP12xx's low additive noise can be shown in this line card application. The low noise 156.25 MHz XO with 32 fs RMS jitter drives the CDCLVP12xx, resulting in 57 fs RMS when integrated from 10 kHz to 20 MHz. The resultant additive jitter is a low 47 fs RMS for this configuration.



10 Power Supply Recommendations

High-performance clock buffers are sensitive to noise on the power supply, which can dramatically increase the additive jitter of the buffer. Thus, it is essential to reduce noise from the system power supply, especially when jitter/phase noise is very critical to applications.

Filter capacitors are used to eliminate the low-frequency noise from the power supply, where the bypass capacitors provide the very low impedance path for high-frequency noise and guard the power-supply system against the induced fluctuations. These bypass capacitors also provide instantaneous current surges as required by the device and must have low equivalent series resistance (ESR). To properly use the bypass capacitors, they must be placed very close to the power-supply terminals and laid out with short loops to minimize inductance. It is recommended to add as many high-frequency (for example, 0.1-µF) bypass capacitors as there are supply terminals in the package. It is recommended, but not required, to insert a ferrite bead between the board power supply and the chip power supply that isolates the high-frequency switching noises generated by the clock driver; these beads prevent the switching noise from leaking into the board supply. It is imperative to choose an appropriate ferrite bead with very low DC resistance to provide adequate isolation between the board supply and the chip supply, as well as to maintain a voltage at the supply terminals that is greater than the minimum voltage required for proper operation.

Figure 23 illustrates this recommended power-supply decoupling method.




Figure 23. Power-Supply Decoupling

Product Folder Links: CDCLVP1204

22

Copyright © 2009-2015, Texas Instruments Incorporated



11 Layout

11.1 Layout Guidelines

Power consumption of the CDCLVP1204 can be high enough to require attention to thermal management. For reliability and performance reasons, the die temperature must be limited to a maximum of 125°C. That is, as an estimate, ambient temperature (T_A) plus device power consumption times $R_{A,A}$ must not exceed 125°C.

The device package has an exposed pad that provides the primary heat removal path to the printed circuit board (PCB). To maximize the heat dissipation from the package, a thermal landing pattern including multiple vias to a ground plane must be incorporated into the PCB within the footprint of the package. The exposed pad must be soldered down to ensure adequate heat conduction out of the package. Figure 24 shows a recommended land and via pattern.

11.2 Layout Example




Figure 24. Recommended PCB Layout

11.3 Thermal Considerations

The CDCLVP1204 supports high temperatures on the printed circuit board (PCB) measured at the thermal pad. The system designer needs to ensure that the maximum junction temperature is not exceeded. Ψ_{jb} can allow the system designer to measure the board temperature with a fine gauge thermocouple and back calculate the junction temperature using Equation 1. Note that Ψ_{jb} is close to $R_{\theta JB}$ as 75 to 95% of a device's heat is dissipated by the PCB. Further information can be found at SPRA953 and SLUA566.

$$T_{\text{iunction}} = T_{\text{PCB}} + (\Psi_{\text{ib}} \times \text{Power}) \tag{1}$$

Example:

Calculation of the junction-lead temperature with a 4-layer JEDEC test board using four thermal vias:

$$T_{PCB} = 105^{\circ}C$$

$$\Psi_{ib} = 19^{\circ}C/W$$

Power_{inclTerm} = $I_{max} \times V_{max}$ = 186 mA × 3.6 V = 669.6 mW (max power consumption including termination resistors)

Power_{exclTerm} = 518.6 mW (max power consumption excluding termination resistors, see SLYT127 for further details)

$$\Delta T_{Junction} = \Psi_{jb} \times Power_{exclTerm} = 19^{\circ}C/W \times 518.6 \text{ mW} = 9.85^{\circ}C$$

 $T_{Junction} = \Delta T_{Junction} + T_{Chassis} = 9.85^{\circ}C + 105^{\circ}C = 114.85^{\circ}C$ (the maximum junction temperature of 125°C is not violated)

Product Folder Links: CDCLVP1204

Copyright © 2009–2015, Texas Instruments Incorporated



12 Device and Documentation Support

12.1 Documentation Support

12.1.1 Related Documentation

For additional information, see the following:

TI Application Report Using Thermal Calculation Tools for Analog Components (SLUA566).

12.2 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use

TI E2E™ Online Community TI's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

12.3 Trademarks

E2E is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

12.4 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

12.5 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical packaging and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Product Folder Links: CDCLVP1204

4 Submit Documentation Feedback

PACKAGE OPTION ADDENDUM



10-Dec-2020

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
CDCLVP1204RGTR	ACTIVE	VQFN	RGT	16	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	1204	Samples
CDCLVP1204RGTT	ACTIVE	VQFN	RGT	16	250	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	1204	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.





10-Dec-2020



www.ti.com 1-Sep-2021

TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

	Device	Package Type	Package Drawing			Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
C	DCLVP1204RGTR	VQFN	RGT	16	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2




PACKAGE MATERIALS INFORMATION

www.ti.com 1-Sep-2021



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
CDCLVP1204RGTR	VQFN	RGT	16	3000	350.0	350.0	43.0




Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.

4203495/I





PLASTIC QUAD FLATPACK - NO LEAD




NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
 2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.



PLASTIC QUAD FLATPACK - NO LEAD




NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.



PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (https://www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2021, Texas Instruments Incorporated