

# MxFE Quad, 16-Bit, 12 GSPS RF DAC and Quad, 12-Bit, 4 GSPS RF ADC

### **FEATURES**

- ▶ Flexible, reconfigurable common platform design
  - ▶ 4 DACs and 4 ADCs (4D4A)
  - Supports single, dual, and quad band
  - ▶ Datapaths and DSP blocks are fully bypassable
  - ▶ DAC to ADC sample rate ratios of 1, 2, 3, and 4
  - On-chip PLL with multichip synchronization
    - External RFCLK input option for off-chip PLL
- Maximum DAC sample rate up to 12 GSPS
  - ▶ Maximum data rate up to 12 GSPS using JESD204C
  - ▶ Useable analog bandwidth to 8 GHz
- Maximum ADC sample rate up to 4 GSPS
  - ▶ Maximum data rate up to 4 GSPS using JESD204C
  - ▶ 7.5 GHz analog input full power bandwidth (-3 dB)
- ▶ ADC ac performance at 4 GSPS, input at -2.7 GHz, -1 dBFS
  - ▶ Full-scale input voltage: 1.4 V p-p
  - Noise density: −147.5 dBFS/Hz
  - ▶ Noise figure: 26.8 dB
  - ▶ HD2: -67 dBFS
  - ▶ HD3: -73 dBFS
  - ▶ Worst other (excluding HD2 and HD3): -79 dBFS at 2.7 GHz
- ▶ DAC ac performance at 12 GSPS
  - ▶ Full-scale output current range: 6.43 mA to 37.75 mA
  - ► Two-tone IMD3 (-7 dBFS per tone): -78.9 dBc
  - ▶ NSD, single-tone at 3.7 GHz: -155.1 dBc/Hz
  - ▶ SFDR, single-tone at 3.7 GHz: -70 dBc
- Versatile digital features
  - ▶ Configurable or bypassable DDCs and DUCs
    - ▶ 8 fine complex DUCs and 4 coarse complex DUCs
    - ▶ 8 fine complex DDCs and 4 coarse complex DDCs
    - ▶ 48-bit NCO per DUC or DDC
  - ▶ Programmable 192-tap PFIR filter for receive equalization
    - Supports 4 different profile settings loaded via GPIO
  - ▶ Programmable delay per datapath
  - ▶ Receive AGC support
    - ► Fast detect with low latency for fast AGC control
    - Signal monitor for slow AGC control
  - ▶ Transmit DPD support
    - ▶ Fine DUC channel gain control and delay adjust
    - ▶ Coarse DDC delay adjust for DPD observation path
- Auxiliary features
  - ► Fast frequency hopping and direct digital synthesis (DDS)

- ► Low latency loopback mode (receive datapath data can be routed to the transmit datapaths)
- ▶ ADC clock driver with selectable divide ratios
- ▶ Power amplifier downstream protection circuitry
- On-chip temperature monitoring unit
- ▶ Flexible GPIO pins
- ▶ TDD power savings option and sharing ADCs
- ▶ SERDES JESD204B/JESD204C interface, 16 lanes up to 24.75 Gbps
  - ▶ 8 lanes JESD204B/C transmitter (JTx) and 8 lanes JESD204B/C receiver (JRx)
  - ▶ JESD204B compliance with the maximum 15.5 Gbps
  - ▶ JESD204C compliance with the maximum 24.75 Gbps
  - ▶ Supports real or complex digital data (8-, 12-, 16-, or 24-bit)
- ▶ 15 mm × 15 mm, 324-ball BGA with 0.8 mm pitch


#### **APPLICATIONS**

- ▶ Wireless communications infrastructure
- Microwave point to point, E-band, and 5G mmWave
- Broadband communications systems
- DOCSIS 3.1 and 4.0 CMTS
- Phased array radar and electronic warfare
- ▶ Electronic test and measurement systems

### **GENERAL DESCRIPTION**

The AD9081 mixed signal front end (MxFE®) is a highly integrated device with four 16-bit, 12 GSPS maximum sample rate, RF digitalto-analog converter (DAC) cores, and four 12-bit, 4 GSPS rate, RF analog-to-digital converter (ADC) cores. The AD9081 is well suited for applications requiring both wideband ADCs and DACs to process signal(s) that have wide instantaneous bandwidth. The device features eight transmit and eight receive lanes that support 24.75 Gbps/lane JESD204C or 15.5 Gbps/lane JESD204B standards. The device also has an on-chip clock multiplier, and a digital signal processing (DSP) capability targeted at either wideband or multiband direct to RF applications. The DSP datapaths can be bypassed to allow a direct connection between the converter cores and the JESD204 data transceiver port. The device also features low latency loopback and frequency hopping modes targeted at phase array radar system and electronic warfare applications. Two models for the AD9081 are offered. The 4D4AC model supports the full instantaneous channel bandwidth, whereas the 4D4AB model supports a maximum instantaneous bandwidth of 600 MHz per channel by automatically configuring the DSP to limit the instantaneous bandwidth at startup. See the Ordering Guide for more information.

Rev. 0



Information furnished by Analog Devices is believed to be accurate and reliable "as is". However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

# **TABLE OF CONTENTS**

| Features 1                              | CMOS Pin Specifications                     | 13   |
|---|---|------|
| Applications1                           | DAC AC Specifications                       | 13   |
| General Description1                    | ADC AC Specifications                       | 16   |
| Functional Block Diagram3               | Timing Specifications                       |      |
| Specifications4                         | Absolute Maximum Ratings                    | 21   |
| Recommended Operating Conditions4       | Thermal Resistance                          | . 21 |
| Power Consumption4                      | ESD Caution                                 | 21   |
| DAC DC Specifications5                  | Pin Configuration and Function Descriptions | . 22 |
| ADC DC Specifications6                  | Typical Performance Characteristics         | 27   |
| Clock Inputs and Outputs7               | DAC   | 27   |
| Clock Input and Phase-Locked Loop (PLL) | ADC: 4 GSPS                                 | 32   |
| Frequency Specifications7               | ADC: 3 GSPS                                 | 39   |
| DAC Sample Rate Specifications8         | Theory of Operation                         | 43   |
| ADC Sample Rate Specifications9         | Applications Information                    | 44   |
| Input Data Rate Specifications10        | Outline Dimensions                          | . 45 |
| NCO Frequency Specifications11          | Ordering Guide                              | 45   |
| JESD204B and JESD204C Interface         | Evaluation Boards                           | 45   |
| Electrical and Speed Specifications11   |   |      |

# **REVISION HISTORY**

4/2021—Revision 0: Initial Version

analog.com Rev. 0 | 2 of 45

### **FUNCTIONAL BLOCK DIAGRAM**




Figure 1.

analog.com Rev. 0 | 3 of 45

## **SPECIFICATIONS**

#### RECOMMENDED OPERATING CONDITIONS

Successful DAC calibration is required during the device initialization phase that occurs shortly after power-up to ensure long-term reliability of the DAC core circuitry. Refer to the UG-1578 user guide for more information on device initialization.

Table 1.

| Parameter   | Min  | Тур | Max  | Unit |
|---|------|-----|------|------|
| OPERATING JUNCTION TEMPERATURE (T <sub>J</sub> )      | -40  |     | +120 | °C   |
| ANALOG SUPPLY VOLTAGE RANGE                           |      |     |      |      |
| AVDD2, BVDD2, RVDD2                                   | 1.9  | 2.0 | 2.1  | V    |
| AVDD1, AVDD1_ADC, CLKVDD1, FVDD1, VDD1_NVG1           | 0.95 | 1.0 | 1.05 | V    |
| DIGITAL SUPPLY VOLTAGE RANGE                          |      |     |      |      |
| DVDD1, DVDD1_RT, DCLKVDD1, DAVDD1                     | 0.95 | 1.0 | 1.05 | V    |
| DVDD1P8   | 1.7  | 1.8 | 2.1  | V    |
| SERIALIZER/DESERIALIZER (SERDES) SUPPLY VOLTAGE RANGE |      |     |      |      |
| SVDD2_PLL   | 1.9  | 2.0 | 2.1  | V    |
| SVDD1, SVDD1_PLL                                      | 0.95 | 1.0 | 1.05 | V    |

### POWER CONSUMPTION

Typical at nominal supplies and maximum at 5% supplies. For the minimum and maximum values,  $T_J$  varies between  $-40^{\circ}$ C and  $+120^{\circ}$ C. For the typical values,  $T_A = 25^{\circ}$ C, which corresponds to  $T_J = 80^{\circ}$ C, unless otherwise noted.

DAC datapath with a complex I/Q data rate frequency ( $f_{IQ}$  DATA) = 2 GSPS, interpolation of 6×, and DAC frequency ( $f_{DAC}$ ) of 12 GSPS. JESD204C mode of 24C (L = 8, M = 8, F = 3, S = 2, K = 256, E = 3, N = 12, NP = 12).

ADC datapath with DDC bypassed (no decimation), and  $f_{ADC}$  of 4 GSPS. JESD204C mode of 27C (L = 8, M = 4, F = 3, S = 4, K = 256, E = 3, N = 12, NP = 12).

See the UG-1578 user guide for further information on the JESD204B and JESD204C mode configurations and a detailed description of the settings referenced throughout this data sheet. A table showing other operational modes and the corresponding typical and maximum power consumption numbers is included.

**Table 2. Power Consumption** 

| Parameter  | Test Conditions/Comments                        | Min | Тур  | Max  | Unit |
|--|---|-----|------|------|------|
| CURRENTS   |   |     |      |      |      |
| AVDD2 (I <sub>AVDD2</sub> )  | 2.0 V supply                                    |     | 190  | 205  | mA   |
| BVDD2 (I <sub>BVDD2</sub> ) + RVDD2 (I <sub>RVDD2</sub> )                | 2.0 V supply                                    |     | 295  | 355  | mA   |
| AVDD2_PLL (I <sub>AVDD2 PLL</sub> ) +SVDD2_PLL (I <sub>SVDD2 PLL</sub> ) | 2.0 V supply                                    |     | 45   | 55   | mA   |
| Power Dissipation for 2 V Supplies                                       | 2.0 V supply total power dissipation            |     | 1.1  | 1.2  | W    |
| PLLCLKVDD1 (I <sub>PLLCLKVDD1</sub> )                                    | 1.0 V supply                                    |     | 15   | 25   | mA   |
| AVDD1 $(I_{AVDD1})$ + DCLKVDD1 $(I_{DCLKVDD1})$                          | 1.0 V supply                                    |     | 1000 | 1185 | mA   |
| AVDD1_ADC (I <sub>AVDD1_ADC</sub> )                                      | 1.0 V supply                                    |     | 1825 | 2155 | mA   |
| CLKVDD1 (I <sub>CLKVDD1</sub> )  | 1.0 V supply                                    |     | 70   | 125  | mA   |
| FVDD1 (I <sub>FVDD1</sub> )  | 1.0 V supply                                    |     | 45   | 70   | mA   |
| VDD1_NVG (I <sub>VDD1_NVG</sub> )  | 1.0 V supply                                    |     | 280  | 345  | mA   |
| DAVDD1 (I <sub>DAVDD1</sub> )  | 1.0 V supply                                    |     | 1600 | 1835 | mA   |
| DVDD1 (I <sub>DVDD1</sub> )  | 1.0 V supply                                    |     | 2580 | 3530 | mA   |
| DVDD1_RT (I <sub>DVDD1_RT</sub> )  | 1.0 V supply                                    |     | 720  | 840  | mA   |
| SVDD1 (I <sub>SVDD1</sub> ) + SVDD1_PLL (I <sub>SVDD1_PLL</sub> )        | 1.0 V supply                                    |     | 1920 | 2570 | mA   |
| Power Dissipation for 1 V Supplies                                       | 1.0 V supply total power dissipation            |     | 10.1 | 13.1 | W    |
| DVDD1P8 (I <sub>DVDD1P8</sub> )  | 1.8 V supply                                    |     | 7    | 10   | mA   |
| Total Power Dissipation  | Total power dissipation of 2 V and 1 V supplies |     | 11.2 | 14.3 | W    |

analog.com Rev. 0 | 4 of 45

# **SPECIFICATIONS**

### DAC DC SPECIFICATIONS

Nominal supplies with DAC full-scale output current ( $I_{OUTFS}$ ) = 26 mA, unless otherwise noted. ADC setup in 4 GSPS, full bandwidth mode (all digital downconverters bypassed). For the minimum and maximum values,  $T_J = -40^{\circ}$ C to +120°C, and for the typical values,  $T_A = 25^{\circ}$ C, which corresponds to  $T_J = 80^{\circ}$ C, unless otherwise noted.

Table 3. DAC DC Specifications

| Parameter   | Test Conditions/Comments   | Min  | Тур  | Max             | Unit  |
|---|--|------|------|-----------------|-------|
| DAC RESOLUTION  |  | 16   |      |                 | Bit   |
| DAC ACCURACY  |  |      |      |                 |       |
| Gain Error  |  |      | 1.5  |                 | % FSR |
| Gain Matching   |  |      | 0.7  |                 | % FSR |
| Integral Nonlinearity (INL)                                     | Shuffling disabled   |      | 8.0  |                 | LSB   |
| Differential Nonlinearity (DNL)                                 | Shuffling disabled   |      | 3.5  |                 | LSB   |
| DAC ANALOG OUTPUTS  | DACxP and DACxN  |      |      |                 |       |
| Full-Scale Output Current Range                                 | AC coupling, setting resistance ( $R_{SET}$ ) = 5 k $\Omega$   |      |      |                 |       |
| AC Coupling   | Output common-mode voltage (V <sub>CM</sub> ) = 0 V  | 6.43 | 26.5 | 37.75           | mA    |
| DC Coupling   | 50 Ω shunt to a negative supply, forcing $V_{CM} = 0 V$  | 6.43 |      | 37.75           | mA    |
|   | 50 $\Omega$ shunt to GND, forcing V <sub>CM</sub> = 0.3 V  | 6.43 |      | 20 <sup>1</sup> | mA    |
| Full-Scale Sine Wave Output Power with AC Coupling <sup>2</sup> | Ideal 2:1 balun interface to 50 $\Omega$   |      |      |                 |       |
| I <sub>OUTFS</sub> = 26.5 mA                                    |  |      | 3.3  |                 | dBm   |
| I <sub>OUTFS</sub> = 37.75 mA                                   |  |      | 7    |                 | dBm   |
| Common-Mode Output Voltage (VCM <sub>OUT</sub> )                |  |      | 0    |                 | V     |
| AC Coupling   | Bias each output to GND across a shunt inductor  |      | 0    |                 | V     |
| DC Coupling   | Bias each output to a negative voltage rail across a 25 $\Omega$ to 200 $\Omega$ resistor, selected such that VCM <sub>OUT</sub> = 0 V, VCM <sub>OUT</sub> = 0.3 V is with a |      | 0    | 0.3             | V     |
| Differential Resistance   | 25 Ω resistor to GND and $I_{OUTFS}$ = 20 mA   |      | 100  |                 | Ω     |

 $<sup>^{1}</sup>$  For dc-coupled applications, the maximum full-scale output current is limited by the maximum VCM $_{
m OUT}$  specification.

analog.com Rev. 0 | 5 of 45

<sup>&</sup>lt;sup>2</sup> The actual measured full-scale power is frequency dependent due to DAC sinc response, impedance mismatch loss, and balun insertion loss.

# **SPECIFICATIONS**

# **ADC DC SPECIFICATIONS**

Nominal supplies with DAC  $I_{OUTFS}$  = 26 mA, unless otherwise noted. ADC setup in 4 GSPS, full bandwidth mode (all digital downconverters bypassed). For the minimum and maximum values,  $T_J$  = -40°C to +120°C, and for the typical values,  $T_A$  = 25°C, which corresponds to  $T_J$  = 80°C, unless otherwise noted.

# Table 4. ADC DC Specifications

| Parameter                                      | Test Conditions/Comments  | Min | Тур        | Max | Unit  |
|--|---|-----|------------|-----|-------|
| ADC RESOLUTION                                 |   | 12  |            |     | Bit   |
| ADC ACCURACY                                   |   |     |            |     |       |
| No Missing Codes                               |   |     | Guaranteed |     |       |
| Offset Error                                   |   |     | -0.20      |     | % FSR |
| Offset Matching                                |   |     | 0.05       |     | % FSR |
| Gain Error                                     |   |     | -0.71      |     | % FSR |
| Gain Matching                                  |   |     | 1.2        |     | % FSR |
| DNL  |   |     | ±1.9       |     | LSB   |
| INL  |   |     | ±0.5       |     | LSB   |
| ADC ANALOG INPUTS                              | ADCxP and ADCxN   |     |            |     |       |
| Differential Input Voltage                     |   |     | 1.4        |     | V p-p |
| Full-Scale Sine Wave Input Power               | Input power level resulting 0 dBFS tone level on fast Fourier transform (FFT) |     | 3.9        |     | dBm   |
| Common-Mode Input Voltage (VCM <sub>IN</sub> ) | AC-coupled, equal to voltage at VCMx for ADCx input                           |     | 1          |     | V     |
| Differential Input Resistance                  |   |     | 100        |     | Ω     |
| Differential Input Capacitance                 |   |     | 0.4        |     | pF    |
| Return Loss                                    | <2.7 GHz  |     | -4.3       |     | dB    |
|  | 2.7 GHz to 3.8 GHz  |     | -3.6       |     | dB    |
|  | 3.8 GHz to 5.4 GHz  |     | -2.9       |     | dB    |

analog.com Rev. 0 | 6 of 45

## **SPECIFICATIONS**

### **CLOCK INPUTS AND OUTPUTS**

For the minimum and maximum values,  $T_J = -40^{\circ}\text{C}$  to  $\pm 120^{\circ}\text{C}$  and  $\pm 5\%$  of nominal supply, unless otherwise noted.

Table 5. Clock Inputs and Outputs

| Parameter  | <b>Test Conditions/Comments</b> | Min | Тур | Max | Unit   |
|--|---------------------------------|-----|-----|-----|--------|
| CLOCK INPUTS                                       | CLKINP and CLKINN               |     |     |     |        |
| Differential Input Power                           | Direct RF clock                 |     |     |     |        |
| Minimum  |                                 |     |     | 0   | dBm    |
| Maximum  |                                 |     |     | 6   | dBm    |
| Common-Mode Voltage                                | AC-coupled                      |     |     | 0.5 | V      |
| Differential Input Resistance                      |                                 |     |     | 100 | Ω      |
| Differential Input Capacitance                     |                                 |     |     | 0.3 | pF     |
| CLOCK OUTPUTS (ADC CLOCK DRIVER)                   | ADCDRVP and ADCDRVN             |     |     |     |        |
| Differential Output Voltage Magnitude <sup>1</sup> | 1.5 GHz                         |     |     | 740 | mV p-p |
|  | 2.0 GHz                         |     |     | 690 | mV p-p |
|  | 3.0 GHz                         |     |     | 640 | mV p-p |
|  | 6.0 GHz                         |     |     | 490 | mV p-p |
| Differential Output Resistance                     |                                 |     |     | 100 | Ω      |
| Common-Mode Voltage                                | AC-coupled                      |     |     | 0.5 | V      |

<sup>&</sup>lt;sup>1</sup> Measured with differential 100  $\Omega$  load and less than 2 mm of printed circuit board (PCB) trace from package ball.

# **CLOCK INPUT AND PHASE-LOCKED LOOP (PLL) FREQUENCY SPECIFICATIONS**

For the minimum and maximum values,  $T_J = -40^{\circ}$ C to  $+120^{\circ}$ C and  $\pm 5\%$  of nominal supply, unless otherwise noted.

Table 6. Clock Input and PLL Frequency Specifications

| Parameter  | Test Conditions/Comments     | Min               | Тур | Max   | Unit |
|--|------------------------------|-------------------|-----|-------|------|
| CLOCK INPUTS (CLKINP, CLKINN) FREQUENCY RANGES           |                              | 25                |     | 12000 | MHz  |
| PHASE FREQUENCY DETECTOR (PFD) INPUT FREQUENCY RANGES    |                              | 25                |     | 750   | MHz  |
| FREQUENCY RANGES ACCORDING TO CLOCK PATH CONFIGURATION   |                              |                   |     |       |      |
| Direct Clock (PLL Off)                                   |                              | 2900 <sup>1</sup> |     | 12000 | MHz  |
| PLL Reference Clock (PLL On)                             | M divider set to divide by 1 | 25                |     | 750   | MHz  |
|  | M divider set to divide by 2 | 50                |     | 1500  | MHz  |
|  | M divider set to divide by 3 | 75                |     | 2250  | MHz  |
|  | M divider set to divide by 4 | 100               |     | 3000  | MHz  |
| PLL VOLTAGE CONTROLLED OSCILLATOR (VCO) FREQUENCY RANGES |                              |                   |     |       |      |
| VCO Output   |                              |                   |     |       |      |
| Divide by 1  | D divider set to divide by 1 | 5.8               |     | 12    | GHz  |
| Divide by 2  | D divider set to divide by 2 | 2.9               |     | 6     | GHz  |
| Divide by 3  | D divider set to divide by 3 | 1.93333           |     | 4     | GHz  |
| Divide by 4  | D divider set to divide by 4 | 1.45              |     | 3     | GHz  |

<sup>&</sup>lt;sup>1</sup> The minimum direct clock frequency is limited by the minimum DAC (core) sample rate, as specified in Table 7. The clock receiver can accommodate the full range between the minimum PLL reference clock frequency and the maximum direct clock frequency.

analog.com Rev. 0 | 7 of 45

# **SPECIFICATIONS**

# DAC SAMPLE RATE SPECIFICATIONS

Nominal supplies. For the minimum and maximum values,  $T_J = -40^{\circ}\text{C}$  to +120°C and ±5% of nominal supply. For the typical values,  $T_A = 25^{\circ}\text{C}$ , which corresponds to  $T_J = 80^{\circ}\text{C}$ , unless otherwise noted.

Table 7. DAC Sample Rate Specifications

| Parameter                    | Min | Тур | Max | Unit |
|------------------------------|-----|-----|-----|------|
| DAC SAMPLE RATE <sup>1</sup> |     |     |     |      |
| Minimum                      |     |     | 2.9 | GSPS |
| Maximum                      | 12  |     |     | GSPS |

<sup>&</sup>lt;sup>1</sup> Pertains to the update rate of the DAC core, independent of the datapath and JESD204 mode configuration.

analog.com Rev. 0 | 8 of 45

# **SPECIFICATIONS**

# **ADC SAMPLE RATE SPECIFICATIONS**

Nominal supplies. For the minimum and maximum values,  $T_J = -40^{\circ}\text{C}$  to  $+120^{\circ}\text{C}$  and  $\pm5\%$  of nominal supply. For the typical values,  $T_A = 25^{\circ}\text{C}$ , which corresponds to  $T_J = 80^{\circ}\text{C}$ , unless otherwise noted.

Table 8. ADC Sample Rate Specifications

| Parameter                    | Min | Тур | Max  | Unit   |
|------------------------------|-----|-----|------|--------|
| ADC SAMPLE RATE <sup>1</sup> |     |     |      |        |
| Minimum                      |     |     | 1.45 | GSPS   |
| Maximum                      | 4   |     |      | GSPS   |
| Aperture Jitter <sup>2</sup> |     | 65  |      | fs rms |

<sup>&</sup>lt;sup>1</sup> Pertains to the update rate of the ADC core, independent of the datapath and JESD204 mode configuration.

analog.com Rev. 0 | 9 of 45

<sup>&</sup>lt;sup>2</sup> Measured using a signal-to-noise ratio (SNR) degradation method with the DAC disabled, clock divider = 1, ADC frequency (f<sub>ADC</sub>) = 4 GSPS, and input frequency (f<sub>IN</sub>) = 5.55 GHz.

# **SPECIFICATIONS**

### **INPUT DATA RATE SPECIFICATIONS**

For the minimum and maximum values,  $T_J = -40^{\circ}\text{C}$  to  $+120^{\circ}\text{C}$  and  $\pm 5\%$  of nominal supply, unless otherwise noted.

Table 9. Input Data Rate Specifications

| Parameter <sup>1,2</sup>  | Test Conditions/Comments  | Min | Тур | Max   | Unit |
|---|---|-----|-----|-------|------|
| MAXIMUM DATA RATE PER NUMBER OF ACTIVE DAC OUTPUTS                          |   |     |     |       |      |
|   | Single DAC, fine digital upconverter (FDUC) and coarse digital upconverter (CDUC) bypassed (1× interpolation), 16-bit resolution, limited by the maximum DAC clock rate                                 |     |     | 12000 | MSPS |
|   | Quad DAC, FDUC and CDUC bypassed (1× interpolation), 12-bit resolution, limited by the maximum JESD204C link throughput (M = 4, L = 8)  |     |     | 4000  | MSPS |
| MAXIMUM COMPLEX (I/Q) DATA RATE PER<br>NUMBER OF ACTIVE INPUT DATA CHANNELS |   |     |     |       |      |
|   | 1 channel: FDUC bypassed, 1 CDUC enabled, 12-bit or 16-bit resolution, limited by the maximum CDUC NCO clock rate   |     |     | 6000  | MSPS |
|   | 2 channels: FDUC bypassed, 2 CDUCs enabled, 12-bit resolution, limited by the maximum JESD204C link throughput (M = 4, L = 8)   |     |     | 4000  | MSPS |
|   | 4 channels: FDUC bypassed, 4 CDUCs enabled, 12-bit resolution, limited by the maximum JESD204C link throughput (M = 8, L = 8)   |     |     | 2000  | MSPS |
|   | 8 channels: 8 FDUCs enabled, one or more CDUC enabled, 12-bit or 16-bit resolution, limited by the maximum FDUC NCO clock rate divided by the minimum 2× interpolation rate required to enable the FDUC |     |     | 750   | MSPS |

<sup>&</sup>lt;sup>1</sup> The values listed for these parameters are the maximum possible when considering all JESD204 modes of operation. Some modes are more limiting, based on other parameters.

analog.com Rev. 0 | 10 of 45

<sup>&</sup>lt;sup>2</sup> The interpolation filters in the Tx datapath have a total complex filter bandwidth of 80% of the data rate, combining the 40% bandwidth in the I path and 40% bandwidth in the Q path. Similarly, the decimation stages inside the Rx datapath use filters with a total complex filter bandwidth of 81.4%. Therefore, the maximum allowed instantaneous complex signal bandwidth (iBW) per channel is calculated as iBW = (complex I/Q data rate per channel) × (total complex filter bandwidth).

# **SPECIFICATIONS**

## NCO FREQUENCY SPECIFICATIONS

For the minimum and maximum values,  $T_J = -40^{\circ}$ C to +120°C and ±5% of nominal supply, unless otherwise noted.

Table 10. NCO Frequency Specifications

| Parameter                               | Test Conditions/Comments  | Min T | /р Мах | Unit |
|---|---|-------|--------|------|
| MAXIMUM NUMERICALLY CONTROLLED          |   |       |        |      |
| OSCILLATOR (NCO) CLOCK RATE             |   |       |        |      |
| FDUC NCO                                |   |       | 1.5    | GHz  |
| CDUC NCO                                |   |       | 12     | GHz  |
| Fine Digital Downconverter (FDDC) NCO   |   |       | 1.5    | GHz  |
| Coarse Digital Downconverter (CDDC) NCO |   |       | 4      | GHz  |
| MAXIMUM NCO SHIFT FREQUENCY RANGE       |   |       |        |      |
| FDUC NCO                                | Channel interpolation rate must be > 1×                         | -750  | +750   | MHz  |
| CDUC NCO                                | f <sub>DAC</sub> = 12 GHz, main interpolation rate must be > 1× | -6    | +6     | GHz  |
| FDDC NCO                                | Channel decimation rate must be > 1×                            | -750  | +750   | MHz  |
| CDDC NCO                                | f <sub>ADC</sub> = 4 GHz, main decimation rate must be > 1×     | -2    | +2     | GHz  |
| MAXIMUM FREQUENCY SPACING BETWEEN       |   |       |        |      |
| CHANNELIZER CHANNELS                    |   |       |        |      |
| Tx FDUC Channels                        | Maximum FDUC NCO clock rate × 0.8 <sup>1</sup>                  |       | 1200   | MHz  |
| Rx FDDC Channels                        | Maximum FDDC NCO clock rate × 0.814 <sup>2</sup>                |       | 1221   | MHz  |

<sup>&</sup>lt;sup>1</sup> The 0.8 factor is because the total complex pass-band of the first interpolation filter is 80% of the filter input data rate.

### JESD204B AND JESD204C INTERFACE ELECTRICAL AND SPEED SPECIFICATIONS

Nominal supplies. For the minimum and maximum values,  $T_J = -40^{\circ}\text{C}$  to +120°C and ±5% of nominal supply, and for the typical values,  $T_A = 25^{\circ}\text{C}$ , which corresponds to  $T_J = 80^{\circ}\text{C}$ , unless otherwise noted.

Table 11. Serial Interface Rate Specifications

| Parameter                      | Test Conditions/Comments | Min Typ | Max    | Unit |
|--------------------------------|--------------------------|---------|--------|------|
| JESD204B SERIAL INTERFACE RATE | Serial lane rate         | 1.0     | 15.5   | Gbps |
| Unit Interval                  |                          | 64.5    | 1000.0 | ps   |
| JESD204C SERIAL INTERFACE RATE | Serial lane rate         | 6.0     | 24.75  | Gbps |
| Unit Interval                  |                          | 40.4    | 166.67 | ps   |

### Table 12. JESD204 Receiver (JRx) Electrical Specifications

| Parameter                                    | Test Conditions/Comments               | Min | Тур                  | Max                    | Unit   |
|--|--|-----|----------------------|------------------------|--------|
| JESD204 DATA INPUTS                          | SERDINx±, where x = 0 to 7             |     |                      |                        |        |
| Standards Compliance                         |  |     | JESD204B ar          | nd JESD204C            |        |
| Differential Voltage, R <sub>VDIFF</sub>     |  |     | 800                  |                        | mV p-p |
| Differential Impedance, Z <sub>RDIFF</sub>   | At dc                                  |     | 98                   |                        | Ω      |
| Termination Voltage, V <sub>TT</sub>         | AC-coupled                             |     | 0.97                 |                        | V      |
| SYNCxOUTB± OUTPUTS <sup>1</sup>              | Where x = 0 or 1                       |     |                      |                        |        |
| Output Differential Voltage, V <sub>OD</sub> | Driving 100 $\Omega$ differential load |     | 400                  |                        | mV     |
| Output Offset Voltage, V <sub>OS</sub>       |  |     | DVDD1P8/2 + 0        | .2                     | V      |
| SYNCxOUTB+ AND SYNCxOUTB-                    | CMOS output option                     | R   | efer to the CMOS Pin | Specifications section |        |

<sup>&</sup>lt;sup>1</sup> IEEE 1596.3 standard LVDS compatible.

analog.com Rev. 0 | 11 of 45

<sup>&</sup>lt;sup>2</sup> The 0.814 factor is because the total complex pass-band of the decimation filter is 81.4% of the filter output data rate.

# **SPECIFICATIONS**

Table 13. JESD204 Transmitter (JTx) Electrical Specifications

| Parameter   | Test Conditions/Comments    | Min  | Тур         | Max         | Unit   |
|---|-----------------------------|--|-------------|-------------|--------|
| JESD204 DATA OUTPUTS  | SERDOUTx±, where x = 0 to 7 |  |             |             |        |
| Standards Compliance  |                             |  | JESD204B ar | nd JESD204C |        |
| Differential Output Voltage                                   | Maximum strength            |  | 675         |             | mV p-p |
| Differential Termination Impedance                            |                             | 80   | 108         | 120         | Ω      |
| Rise Time, t <sub>R</sub>                                     | 20% to 80% into 100 Ω load  |  | 18          |             | ps     |
| Fall Time, t <sub>F</sub>                                     | 20% to 80% into 100 Ω load  |  | 18          |             | ps     |
| SYNCxINB± INPUTS <sup>1</sup>                                 | Where x = 0 or 1            |  |             |             |        |
| Logic Compliance  |                             |  | LVI         | DS          |        |
| Differential Input Voltage                                    |                             | 0.24   | 0.7         | 1.9         | V p-p  |
| Input Common-Mode Voltage                                     | DC-coupled                  |  | 0.675       | 2           | V      |
| Input Resistance, R <sub>IN</sub> (Differential) <sup>2</sup> |                             |  | 18          |             | kΩ     |
| Input Capacitance (Differential)                              |                             |  | 1           |             | pF     |
| SYNCxINB+ AND SYNCxINB-                                       | CMOS input option           | Refer to the CMOS Pin Specifications section |             |             | '      |

<sup>&</sup>lt;sup>1</sup> IEEE 1596.3 standard LVDS compatible.

Table 14. SYSREF Electrical Specifications

| Parameter  | Test Conditions/Comments | Min | Тур    | Max                | Unit  |
|--|--------------------------|-----|--------|--------------------|-------|
| SYSREFP AND SYSREFN INPUTS                       |                          |     |        |                    |       |
| Logic Compliance                                 |                          |     | LVDS/L | VPECL <sup>1</sup> |       |
| Differential Input Voltage                       |                          |     | 0.7    | 1.9                | V p-p |
| Input Common-Mode Voltage Range                  | DC-coupled               |     | 0.675  | 2                  | V     |
| Input Resistance, R <sub>IN</sub> (Differential) |                          |     | 100    |                    | Ω     |
| Input Capacitance (Differential)                 |                          |     | 1      |                    | pF    |

<sup>&</sup>lt;sup>1</sup> LVDS means low voltage differential signaling and LVPECL means low voltage positive/pseudo emitter-coupled logic.

analog.com Rev. 0 | 12 of 45

 $<sup>^2</sup>$  Available on-chip 100  $\Omega$  termination. See the UG-1578 user guide for details.

# **SPECIFICATIONS**

# **CMOS PIN SPECIFICATIONS**

For the minimum and maximum values,  $T_J = -40^{\circ}\text{C}$  to  $+120^{\circ}\text{C}$ ,  $1.7 \text{ V} \leq \text{DVDD1P8} \leq 2.1 \text{ V}$ , other supplies nominal, unless otherwise noted.

Table 15. CMOS Pin Specifications

| Parameter         | Symbol          | Test Conditions/Comments   | Min            | Тур | Max           | Unit |
|-------------------|-----------------|--|----------------|-----|---------------|------|
| INPUTS            |                 | SDIO, SCLK, CSB, RESETB, RXEN0, RXEN1, TXEN0, TXEN1, SYNCOINB±, SYNC1INB±, and GPIOx |                |     |               |      |
| Logic 1 Voltage   | V <sub>IH</sub> |  | 0.70 × DVDD1P8 |     |               | V    |
| Logic 0 Voltage   | V <sub>IL</sub> |  |                |     | 0.3 × DVDD1P8 | V    |
| Input Resistance  |                 |  | 40             |     |               | kΩ   |
| OUTPUTS           |                 | SDIO, SDO, GPIOx, ADCx_FDx, ADCx_SMONx,<br>SYNC0OUTB±, and SYNC1OUTB±, 4 mA load     |                |     |               |      |
| Logic 1 Voltage   | V <sub>OH</sub> |  | DVDD1P8 - 0.45 |     |               | V    |
| Logic 0 Voltage   | V <sub>OL</sub> |  |                |     | 0.45          | V    |
| INTERRUPT OUTPUTS |                 | IRQB_0 and IRQB_1, pull-up resistor of 5 kΩ to DVDD1P8                               |                |     |               |      |
| Logic 1 Voltage   | V <sub>OH</sub> |  | 1.35           |     |               | V    |
| Logic 0 Voltage   | V <sub>OL</sub> |  |                |     | 0.48          | V    |

# DAC AC SPECIFICATIONS

Nominal supplies with  $T_A$  = 25°C. Specifications represent the average of all four DAC channels with the DAC  $I_{OUTFS}$  = 26 mA, unless otherwise noted.

Table 16. DAC AC Specifications

| Parameter                                      | Test Conditions/Comments                           | Min | Тур | Max | Unit |
|--|--|-----|-----|-----|------|
| SPURIOUS-FREE DYNAMIC RANGE (SFDR)             |  |     |     |     |      |
| Single-Tone, f <sub>DAC</sub> = 12 GSPS        | -7 dBFS digital backoff, shuffle enabled, 15C mode |     |     |     |      |
| Output Frequency (f <sub>OUT</sub> ) = 70 MHz  |  | 63  | 80  |     | dBc  |
| f <sub>OUT</sub> = 100 MHz                     |  |     | 77  |     | dBc  |
| f <sub>OUT</sub> = 500 MHz                     |  |     | 76  |     | dBc  |
| f <sub>OUT</sub> = 900 MHz                     |  |     | 77  |     | dBc  |
| f <sub>OUT</sub> = 1900 MHz                    |  | 61  | 79  |     | dBc  |
| f <sub>OUT</sub> = 2600 MHz                    |  |     | 75  |     | dBc  |
| f <sub>OUT</sub> = 3700 MHz                    |  |     | 69  |     | dBc  |
| f <sub>OUT</sub> = 4500 MHz                    |  |     | 68  |     | dBc  |
| Single-Tone, f <sub>DAC</sub> = 9 GSPS         | -7 dBFS digital backoff, shuffle enabled, 15C mode |     |     |     |      |
| f <sub>OUT</sub> = 100 MHz                     |  |     | 78  |     | dBc  |
| f <sub>OUT</sub> = 500 MHz                     |  |     | 78  |     | dBc  |
| f <sub>OUT</sub> = 900 MHz                     |  |     | 77  |     | dBc  |
| f <sub>OUT</sub> = 1900 MHz                    |  |     | 80  |     | dBc  |
| f <sub>OUT</sub> = 2600 MHz                    |  |     | 80  |     | dBc  |
| f <sub>OUT</sub> = 3700 MHz                    |  |     | 72  |     | dBc  |
| Single-Tone, f <sub>DAC</sub> = 6 GSPS         | -7 dBFS digital backoff, shuffle enabled, 15C mode |     |     |     |      |
| f <sub>OUT</sub> = 100 MHz                     | -  |     | 84  |     | dBc  |
| f <sub>OUT</sub> = 500 MHz                     |  |     | 81  |     | dBc  |
| f <sub>OUT</sub> = 900 MHz                     |  |     | 82  |     | dBc  |
| f <sub>OUT</sub> = 1900 MHz                    |  |     | 81  |     | dBc  |
| ADJACENT CHANNEL LEAKAGE RATIO                 |  |     |     |     |      |
| Single Carrier 20 MHz LTE Downlink Test Vector | -1 dBFS digital backoff, 256 QAM                   |     |     |     |      |
| f <sub>DAC</sub> = 12 GSPS                     | f <sub>OUT</sub> = 1840 MHz                        |     | 77  |     | dBc  |
|  | f <sub>OUT</sub> = 2650 MHz                        |     | 76  |     | dBc  |

analog.com Rev. 0 | 13 of 45

# **SPECIFICATIONS**

Table 16. DAC AC Specifications

| Parameter  | Test Conditions/Comments   | Min | Тур  | Max | Unit   |
|--|--|-----|------|-----|--------|
|  | f <sub>OUT</sub> = 3500 MHz  |     | 73   |     | dBc    |
| f <sub>DAC</sub> = 9 GSPS  | f <sub>OUT</sub> = 1900 MHz  |     | 77   |     | dBc    |
|  | f <sub>OUT</sub> = 2650 MHz  |     | 77   |     | dBc    |
| f <sub>DAC</sub> = 6 GSPS  | f <sub>OUT</sub> = 750 MHz   |     | 79   |     | dBc    |
|  | f <sub>OUT</sub> = 1840 MHz  |     | 77   |     | dBc    |
| THIRD-ORDER INTERMODULATION DISTORTION (IMD3)  | Two tone test, 1 MHz spacing, 0 dBFS digital backoff, -6 dBFS per tone   |     |      |     |        |
| f <sub>DAC</sub> = 12 GSPS   | f <sub>OUT</sub> = 1900 MHz  |     | -69  | -62 | dBc    |
|  | f <sub>OUT</sub> = 2600 MHz  |     | -72  |     | dBc    |
|  | f <sub>OUT</sub> = 3700 MHz  |     | -72  |     | dBc    |
| f <sub>DAC</sub> = 9 GSPS  | f <sub>OUT</sub> = 1900 MHz  |     | -79  |     | dBc    |
|  | f <sub>OUT</sub> = 2600 MHz  |     | -76  |     | dBc    |
| f <sub>DAC</sub> = 6 GSPS  | f <sub>OUT</sub> = 900 MHz   |     | -79  |     | dBc    |
| LAC C C C C  | f <sub>OUT</sub> = 1900 MHz  |     | -90  |     | dBc    |
| NOISE SPECTRAL DENSITY (NSD)   | 0 dBFS, NSD measurement taken at   |     |      |     | uB0    |
| is a second contract of the second contract o | 10% away from f <sub>OUT</sub> , shuffle off   |     |      |     |        |
| Single-Tone, f <sub>DAC</sub> = 12 GSPS  | 001, 2   |     |      |     |        |
| f <sub>OUT</sub> = 150 MHz   |  |     | -168 |     | dBc/Hz |
| f <sub>OUT</sub> = 500 MHz   |  |     | -167 |     | dBc/Hz |
| $f_{OUT} = 950 \text{ MHz}$  |  |     | -165 |     | dBc/Hz |
| f <sub>OUT</sub> = 350 MHz   |  |     | -162 |     | dBc/Hz |
| f <sub>OUT</sub> = 2650 MHz  |  |     | -160 |     | dBc/Hz |
|  |  |     | -155 |     | dBc/Hz |
| f <sub>OUT</sub> = 3700 MHz  |  |     |      |     |        |
| f <sub>OUT</sub> = 4500 MHz  |  |     | -154 |     | dBc/Hz |
| Single-Tone, f <sub>DAC</sub> = 9 GSPS   |  |     |      |     | ".     |
| f <sub>OUT</sub> = 150 MHz   |  |     | -168 |     | dBc/Hz |
| f <sub>OUT</sub> = 500 MHz   |  |     | -166 |     | dBc/Hz |
| f <sub>OUT</sub> = 950 MHz   |  |     | -164 |     | dBc/Hz |
| f <sub>OUT</sub> = 1840 MHz  |  |     | -160 |     | dBc/Hz |
| f <sub>OUT</sub> = 2650 MHz  |  |     | -158 |     | dBc/Hz |
| f <sub>OUT</sub> = 3700 MHz  |  |     | -154 |     | dBc/Hz |
| Single-Tone, f <sub>DAC</sub> = 6 GSPS   |  |     |      |     |        |
| f <sub>OUT</sub> = 150 MHz   |  |     | -168 |     | dBc/Hz |
| f <sub>OUT</sub> = 500 MHz   |  |     | -165 |     | dBc/Hz |
| f <sub>OUT</sub> = 950 MHz   |  |     | -163 |     | dBc/Hz |
| f <sub>OUT</sub> = 1840 MHz  |  |     | -159 |     | dBc/Hz |
| f <sub>OUT</sub> = 2650 MHz  |  |     | -157 |     | dBc/Hz |
| SINGLE SIDEBAND PHASE NOISE OFFSET (PLL DISABLED)  | Direct device clock input at 6 dBm   |     |      |     |        |
| f <sub>OUT</sub> = 3.6 GHz, f <sub>DAC</sub> = 12 GSPS, CLKINx Frequency (f <sub>CLKIN</sub> ) = 12 GHz  | Rohde & Schwarz SMA100B B711 option  |     |      |     |        |
| 1 kHz  |  |     | -118 |     | dBc/Hz |
| 10 kHz   |  |     | -129 |     | dBc/Hz |
| 100 kHz  |  |     | -137 |     | dBc/Hz |
| 600 kHz  |  |     | -144 |     | dBc/Hz |
| 1.2 MHz  |  |     | -148 |     | dBc/Hz |
| 1.8 MHz  |  |     | -149 |     | dBc/Hz |
|  |  |     |      |     |        |
| 6 MHz  | Lange Blancon and Andrew Color   |     | -153 |     | dBc/Hz |
| SINGLE SIDEBAND PHASE NOISE OFFSET (PLL ENABLED)   | Loop filter component values include<br>C1 = 22 nF, R1 = 226 $\Omega$ , C2 = 2.2 nF,<br>C3 = 33 nF, and PFD = 500 MHz <sup>1</sup> |     |      |     |        |

analog.com Rev. 0 | 14 of 45

# **SPECIFICATIONS**

Table 16. DAC AC Specifications

| Parameter  | Test Conditions/Comments | Min | Тур  | Max | Unit   |
|--|--------------------------|-----|------|-----|--------|
| f <sub>OUT</sub> = 1.8 GHz, f <sub>DAC</sub> = 12 GSPS, f <sub>CLKIN</sub> = 0.5 GHz |                          |     |      |     |        |
| 1 kHz  |                          |     | -106 |     | dBc/Hz |
| 10 kHz   |                          |     | -113 |     | dBc/Hz |
| 100 kHz  |                          |     | -120 |     | dBc/Hz |
| 600 kHz  |                          |     | -127 |     | dBc/Hz |
| 1.2 MHz  |                          |     | -134 |     | dBc/Hz |
| 1.8 MHz  |                          |     | -138 |     | dBc/Hz |
| 6 MHz  |                          |     | -150 |     | dBc/Hz |

<sup>&</sup>lt;sup>1</sup> See UG-1578 for details on the loop filter components.

analog.com Rev. 0 | 15 of 45

# **SPECIFICATIONS**

### **ADC AC SPECIFICATIONS**

Nominal supplies with  $T_A = 25^{\circ}$ C. Input amplitude  $(A_{IN}) = -1$  dBFS, full bandwidth (no decimation) mode. For the minimum and maximum values,  $T_J = -40^{\circ}$ C to +120°C. Specifications represent average of four ADC channels with DACs powered on. See the AN-835 Application Note, *Understanding High Speed ADC Testing and Evaluation*, for definitions and for details on how these tests were completed.

Table 17. ADC AC Specifications

|  | 3 GSPS                  |      | 4 GSPS                |     |         |  |
|--|-------------------------|------|-----------------------|-----|---------|--|
| Parameter                              | Min Typ Max             | Min  | Тур                   | Max | Unit    |  |
| NOISE DENSITY <sup>1</sup>             | -150.3                  |      | -151.5                |     | dBFS/Hz |  |
| NOISE FIGURE <sup>2</sup>              | 28                      |      | 26.8                  |     | dB      |  |
| CODE ERROR RATE (CER)                  | < 1 × 10 <sup>-30</sup> |      | 1 × 10 <sup>-20</sup> | )   | Errors  |  |
| SIGNAL-TO-NOISE RATIO (SNR)            |                         |      |                       |     |         |  |
| f <sub>IN</sub> = 450 MHz              | 57.8                    |      | 57.9                  |     | dBFS    |  |
| f <sub>IN</sub> = 900 MHz              | 57.7                    |      | 57.5                  |     | dBFS    |  |
| f <sub>IN</sub> = 1800 MHz             | 56.9                    |      | 56.0                  |     | dBFS    |  |
| f <sub>IN</sub> = 2700 MHz             | 55.9                    | 52.4 | 54.5                  |     | dBFS    |  |
| f <sub>IN</sub> = 3600 MHz             | 55.1                    |      | 52.9                  |     | dBFS    |  |
| f <sub>IN</sub> = 4500 MHz             | 53.9                    |      | 51.4                  |     | dBFS    |  |
| f <sub>IN</sub> = 5400 MHz             | 53.2                    |      | 50.5                  |     | dBFS    |  |
| f <sub>IN</sub> = 6300 MHz             | 52.3                    |      | 49.3                  |     | dBFS    |  |
| f <sub>IN</sub> = 7200 MHz             | 51.3                    |      | 48.5                  |     | dBFS    |  |
| SIGNAL-TO-NOISE-AND-DISTORTION (SINAD) |                         |      |                       |     |         |  |
| f <sub>IN</sub> = 450 MHz              | 57.5                    |      | 57.7                  |     | dBFS    |  |
| f <sub>IN</sub> = 900 MHz              | 57.2                    |      | 57.3                  |     | dBFS    |  |
| f <sub>IN</sub> = 1800 MHz             | 56.1                    |      | 55.8                  |     | dBFS    |  |
| f <sub>IN</sub> = 2700 MHz             | 54.5                    | 51.0 | 54.2                  |     | dBFS    |  |
| f <sub>IN</sub> = 3600 MHz             | 53.2                    |      | 52.3                  |     | dBFS    |  |
| f <sub>IN</sub> = 4500 MHz             | 48.4                    |      | 50.1                  |     | dBFS    |  |
| f <sub>IN</sub> = 5400 MHz             | 47.8                    |      | 48.6                  |     | dBFS    |  |
| f <sub>IN</sub> = 6300 MHz             | 46.1                    |      | 45.5                  |     | dBFS    |  |
| f <sub>IN</sub> = 7200 MHz             | 44.8                    |      | 44.3                  |     | dBFS    |  |
| EFFECTIVE NUMBER OF BITS (ENOB)        |                         |      |                       |     |         |  |
| f <sub>IN</sub> = 450 MHz              | 9.3                     |      | 9.3                   |     | Bits    |  |
| f <sub>IN</sub> = 900 MHz              | 9.2                     |      | 9.2                   |     | Bits    |  |
| f <sub>IN</sub> = 1800 MHz             | 9.0                     |      | 9.0                   |     | Bits    |  |
| f <sub>IN</sub> = 2700 MHz             | 8.8                     | 8.2  | 8.7                   |     | Bits    |  |
| f <sub>IN</sub> = 3600 MHz             | 8.5                     |      | 8.4                   |     | Bits    |  |
| f <sub>IN</sub> = 4500 MHz             | 7.7                     |      | 8.0                   |     | Bits    |  |
| f <sub>IN</sub> = 5400 MHz             | 7.6                     |      | 7.8                   |     | Bits    |  |
| f <sub>IN</sub> = 6300 MHz             | 7.4                     |      | 7.3                   |     | Bits    |  |
| f <sub>IN</sub> = 7200 MHz             | 7.1                     |      | 7.1                   |     | Bits    |  |
| SECOND-ORDER HARMONIC DISTORTION (HD2) |                         |      |                       |     |         |  |
| f <sub>IN</sub> = 450 MHz              | -73                     |      | -86                   |     | dBFS    |  |
| f <sub>IN</sub> = 900 MHz              | -76                     |      | -78                   |     | dBFS    |  |
| f <sub>IN</sub> = 1800 MHz             | -71                     |      | -78                   |     | dBFS    |  |
| f <sub>IN</sub> = 2700 MHz             | -65                     |      | -67                   | -53 | dBFS    |  |
| f <sub>IN</sub> = 3600 MHz             | -61                     |      | -61                   |     | dBFS    |  |
| f <sub>IN</sub> = 4500 MHz             | -55                     |      | -56                   |     | dBFS    |  |
| f <sub>IN</sub> = 5400 MHz             | -50                     |      | <b>-</b> 53           |     | dBFS    |  |
| f <sub>IN</sub> = 6300 MHz             | -48                     |      | -48                   |     | dBFS    |  |

analog.com Rev. 0 | 16 of 45

# **SPECIFICATIONS**

Table 17. ADC AC Specifications

|  |     | 3 GSP           | 3   | 4 GSPS |             |     |       |  |
|--|-----|-----------------|-----|--------|-------------|-----|-------|--|
| Parameter  | Min | Тур             | Max | Min    | Тур         | Max | Unit  |  |
| f <sub>IN</sub> = 7200 MHz   |     | -46             |     |        | -46         |     | dBFS  |  |
| THIRD-ORDER HARMONIC DISTORTION (HD3)  |     |                 |     |        |             |     |       |  |
| f <sub>IN</sub> = 450 MHz  |     | -78             |     |        | -76         |     | dBFS  |  |
| f <sub>IN</sub> = 900 MHz  |     | -79             |     |        | -76         |     | dBFS  |  |
| f <sub>IN</sub> = 1800 MHz   |     | -78             |     |        | -75         |     | dBFS  |  |
| f <sub>IN</sub> = 2700 MHz   |     | -76             |     |        | -73         | -66 | dBFS  |  |
| f <sub>IN</sub> = 3600 MHz   |     | -71             |     |        | -76         |     | dBFS  |  |
| f <sub>IN</sub> = 4500 MHz   |     | -62             |     |        | -64         |     | dBFS  |  |
| f <sub>IN</sub> = 5400 MHz   |     | -60             |     |        | -60         |     | dBFS  |  |
| f <sub>IN</sub> = 6300 MHz   |     | -59             |     |        | -57         |     | dBFS  |  |
| f <sub>IN</sub> = 7200 MHz   |     | -58             |     |        | -54         |     | dBFS  |  |
| NORST OTHER, EXCLUDING HD2, HD3, AND INTERLEAVING SPURS  |     |                 |     |        |             |     |       |  |
| f <sub>IN</sub> = 450 MHz  |     | -78             |     |        | -88         |     | dBFS  |  |
| f <sub>IN</sub> = 900 MHz  |     | -78             |     |        | -87         |     | dBFS  |  |
| f <sub>IN</sub> = 1800 MHz   |     | -78             |     |        | -81         |     | dBFS  |  |
| f <sub>IN</sub> = 2700 MHz   |     | -78             |     |        | -79         | -64 | dBFS  |  |
| f <sub>IN</sub> = 3600 MHz   |     | -78             |     |        | -77         |     | dBFS  |  |
| f <sub>IN</sub> = 4500 MHz   |     | <b>-77</b>      |     |        | <b>-</b> 75 |     | dBFS  |  |
| f <sub>IN</sub> = 5400 MHz   |     | -78             |     |        | -74         |     | dBFS  |  |
| f <sub>IN</sub> = 6300 MHz   |     | -74             |     |        | -72         |     | dBFS  |  |
| f <sub>IN</sub> = 7200 MHz   |     | -73             |     |        | -72         |     | dBFS  |  |
| NTERLEAVING SPUR (f <sub>IN</sub> ± f <sub>S</sub> /2) <sup>3</sup>  |     |                 |     |        |             |     | ubi o |  |
| f <sub>IN</sub> = 450 MHz  |     | -97             |     |        | -93         |     | dBFS  |  |
| f <sub>IN</sub> = 900 MHz  |     | -94             |     |        | -93         |     | dBFS  |  |
| f <sub>IN</sub> = 1800 MHz   |     | -96             |     |        | -90         |     | dBFS  |  |
| f <sub>IN</sub> = 2700 MHz   |     | -86             |     |        | -86         |     | dBFS  |  |
| f <sub>IN</sub> = 3600 MHz   |     | -84             |     |        | -81         |     | dBFS  |  |
| f <sub>IN</sub> = 4500 MHz   |     | -53             |     |        | -85         |     | dBFS  |  |
|  |     | -78             |     |        | -86         |     | dBFS  |  |
| $f_{IN}$ = 5400 MHz<br>$f_{IN}$ = 6300 MHz   |     |                 |     |        |             |     | dBFS  |  |
| •••  |     | -77<br>70       |     |        | -79         |     |       |  |
| f <sub>IN</sub> = 7200 MHz   |     | -78             |     |        | -74         |     | dBFS  |  |
| DIGITAL COUPLING SPUR (f <sub>IN</sub> ± f <sub>S</sub> /4)  |     | 00              |     |        | 0.4         |     | 4DEC  |  |
| f <sub>IN</sub> = 450 MHz  |     | -83<br>-70      |     |        | -94         |     | dBFS  |  |
| f <sub>IN</sub> = 900 MHz  |     | -79             |     |        | -91         |     | dBFS  |  |
| f <sub>IN</sub> = 1800 MHz   |     | -73             |     |        | -89         | 07  | dBFS  |  |
| f <sub>IN</sub> = 2700 MHz   |     | <del>-</del> 70 |     |        | -86         | -67 | dBFS  |  |
| f <sub>IN</sub> = 3600 MHz   |     | -68             |     |        | -87         |     | dBFS  |  |
| f <sub>IN</sub> = 4500 MHz   |     | -66             |     |        | -83         |     | dBFS  |  |
| f <sub>IN</sub> = 5400 MHz   |     | -65             |     |        | -82         |     | dBFS  |  |
| f <sub>IN</sub> = 6300 MHz   |     | -64             |     |        | -80         |     | dBFS  |  |
| f <sub>IN</sub> = 7200 MHz   |     | -63             |     |        | -79         |     | dBFS  |  |
| FWO-TONE INTERMODULATION DISTORTION (IMD3, $2f_{IN1} - f_{IN2}$ OR $2f_{IN2} - f_{IN1}$ )<br>$A_{IN1}$ AND $A_{IN2} = -7$ dBFS |     |                 |     |        |             |     |       |  |
| f <sub>IN1</sub> = 1775 MHz, f <sub>IN2</sub> = 1825 MHz   |     | -81             |     |        | -84         |     | dBFS  |  |
| f <sub>IN1</sub> = 2675 MHz, f <sub>IN2</sub> = 2725 MHz   |     | -77             |     |        | -78         |     | dBFS  |  |
| f <sub>IN1</sub> = 3575 MHz, f <sub>IN2</sub> = 3625 MHz   |     | -73             |     |        | -74         |     | dBFS  |  |
| f <sub>IN1</sub> = 5375 MHz, f <sub>IN2</sub> = 5425 MHz   |     | -66             |     |        | -66         |     | dBFS  |  |

analog.com Rev. 0 | 17 of 45

## **SPECIFICATIONS**

## Table 17. ADC AC Specifications

|                               |     | 3 GSPS |     |     | 4 GSPS |     |      |
|-------------------------------|-----|--------|-----|-----|--------|-----|------|
| Parameter                     | Min | Тур    | Max | Min | Тур    | Max | Unit |
| ANALOG BANDWIDTH <sup>4</sup> |     | 7.5    |     |     | 7.5    |     | GHz  |

<sup>&</sup>lt;sup>1</sup> Noise density is measured at 250 MHz input frequency at -30 dBFS, where timing jitter does not degrade noise floor.

analog.com Rev. 0 | 18 of 45

 $<sup>^2</sup>$  Noise figure is based on a nominal full-scale input power of 4.5 dBm with an input span of 1.4 V p-p and  $R_{\text{IN}}$  = 100  $\Omega$ .

<sup>&</sup>lt;sup>3</sup> With background interleaving calibration converged.

<sup>&</sup>lt;sup>4</sup> Analog input bandwidth is the bandwidth of operation in which the full-scale input frequency response rolls off by -3 dB based on a de-embedded model of the ADC extracted from the measured frequency response on evaluation board. This bandwidth requires optimized matching network to achieve this upper bandwidth.

# **SPECIFICATIONS**

# **TIMING SPECIFICATIONS**

For the minimum and maximum values,  $T_J$  = -40°C to +120°C and ±5% of nominal supply, unless otherwise noted.

# Table 18. Timing Specifications

| Parameter                                   | Symbol                                  | Test Conditions/Comments                    | Min | Тур | Max | Unit |
|---|---|---|-----|-----|-----|------|
| SERIAL PORT INTERFACE (SPI) WRITE OPERATION |   |   |     |     |     |      |
| Maximum SCLK Clock Rate                     | f <sub>SCLK</sub> , 1/t <sub>SCLK</sub> |   | 33  |     |     | MHz  |
| SCLK Clock High                             | t <sub>PWH</sub>                        | SCLK = 33 MHz                               | 8   |     |     | ns   |
| SCLK Clock Low                              | t <sub>PWL</sub>                        | SCLK = 33 MHz                               | 8   |     |     | ns   |
| SDIO to SCLK Setup Time                     | t <sub>DS</sub>                         |   | 4   |     |     | ns   |
| SCLK to SDIO Hold Time                      | t <sub>DH</sub>                         |   | 4   |     |     | ns   |
| CSB to SCLK Setup Time                      | t <sub>S</sub>                          |   | 4   |     |     | ns   |
| CLK to CSB Hold Time                        | t <sub>H</sub>                          |   | 4   |     |     | ns   |
| SPI READ OPERATION                          |   |   |     |     |     |      |
| LSB First Data Format                       |   |   |     |     |     |      |
| Maximum SCLK Clock Rate                     | f <sub>SCLK</sub> , 1/t <sub>SCLK</sub> |   | 33  |     |     | MHz  |
| SCLK Clock High                             | t <sub>PWH</sub>                        |   | 8   |     |     | ns   |
| SCLK Clock Low                              | t <sub>PWL</sub>                        |   | 8   |     |     | ns   |
| MSB First Data Format                       |   |   |     |     |     |      |
| Maximum SCLK Clock Rate                     | f <sub>SCLK</sub> , 1/t <sub>SCLK</sub> |   | 15  |     |     | MHz  |
| SCLK Clock High                             | t <sub>PWH</sub>                        |   | 30  |     |     | ns   |
| SCLK Clock Low                              | t <sub>PWL</sub>                        |   | 30  |     |     | ns   |
| SDIO to SCLK Setup Time                     | t <sub>DS</sub>                         |   | 4   |     |     | ns   |
| SCLK to SDIO Hold Time                      | t <sub>DH</sub>                         |   | 4   |     |     | ns   |
| CSB to SCLK Setup Time                      | t <sub>S</sub>                          |   | 4   |     |     | ns   |
| SCLK to SDIO Data Valid Time                | t <sub>DV</sub>                         |   | 20  |     |     | ns   |
| SCLK to SDO Data Valid Time                 | t <sub>DV_SDO</sub>                     |   | 20  |     |     | ns   |
| CSB to SDIO Output Valid to High-Z          | $t_Z$                                   |   | 20  |     |     | ns   |
| CSB to SDO Output Valid to High-Z           | $t_{Z\_SDO}$                            |   | 20  |     |     | ns   |
| RESETB                                      |   | Minimum hold time to trigger a device reset | 40  |     |     | ns   |

# **Timing Diagrams**




Figure 2. Timing Diagram for 3-Wire Write Operation

analog.com Rev. 0 | 19 of 45

# **SPECIFICATIONS**




Figure 3. Timing Diagram for 3-Wire Read Operation




Figure 4. Timing Diagram for 4-Wire Read Operation

analog.com Rev. 0 | 20 of 45

### **ABSOLUTE MAXIMUM RATINGS**

Table 19.

| Parameter  | Rating                       |
|--|------------------------------|
| ISET, DACxP, DACxN, TDP, TDN   | -0.3 V to AVDD2 + 0.3 V      |
| VCO_COARSE, VCO_FINE, VCO_VCM, VCO_VREG  | -0.3 V to AVDD2_PLL + 0.3 V  |
| Rx Input Power (ADC0P/N, ADC1P/N, ADC2P/N, ADC3P/N) <sup>1</sup>   | 22 dBm                       |
| VCM0, VCM1   | -0.3 V to RVDD2 + 0.3 V      |
| CLKINP, CLKINN   | -0.2 V to PLLCLKVDD1 + 0.2 V |
| ADCDRVN, ADCDRVP   | -0.2 V to CLKVDD1 + 0.2 V    |
| SERDINx±, SERDOUTx±  | -0.2 V to SVDD1 + 0.2 V      |
| SYSREFP, SYSREFN, and SYNCxINB±  | -0.2 V to +2.5 V             |
| SYNCXOUTB±, SYNCXINB±, RESETB,<br>TXENX, RXENX, IRQB_X, CSB, SCLK,<br>SDIO, SDO, TMU_REFN, TMU_REFP,<br>ADCX_SMON0, ADCX_SMON1,<br>ADCX_FD0, ADCX_FD1, GPIOX | -0.3 V to DVDD1P8 + 0.3 V    |
| AVDD2, AVDD2_PLL, BVDD2, RVDD2, SVDD2_PLL, DVDD1P8   | -0.3 V to +2.2 V             |
| PLLCLKVDD1, AVDD1, AVDD1_ADC,<br>CLKVDD1, FVDD1, DAVDD1, DVDD1_RT,<br>DCLKVDD1, SVDD1, SVDD1_PLL   | -0.2 V to +1.2 V             |
| VNN1   | -1.1 V to +0.2 V             |
| Temperature Ranges   |                              |
| Maximum Junction $(T_J)^2$   | 120°C                        |
| Storage  | -65°C to +150°C              |

 $<sup>^{1}</sup>$  Tested continuously for 1000 hours with f<sub>IN</sub> = 4.7 GHz pulsed and continuous tone at maximum allowed junction temperature (T<sub>J</sub>). Refer to the UG-1578 user guide for more information.

Stresses at or above those listed under Absolute Maximum Ratings may cause permanent damage to the product. This is a stress rating only; functional operation of the product at these or any other conditions above those indicated in the operational section of this specification is not implied. Operation beyond the maximum operating conditions for extended periods may affect product reliability.

### THERMAL RESISTANCE

Thermal performance is directly linked to PCB design and operating environment. The use of appropriate thermal management techniques is recommended to ensure that the maximum  $T_J$  does not exceed the limits shown in Table 19.

 $\theta_{JA}$  is the natural convection, junction to ambient thermal resistance measured in a one cubic foot sealed enclosure.

 $\theta_{\text{JC TOP}}$  is the junction to case, thermal resistance.

 $\theta_{\text{JB}}$  is the junction to board, thermal resistance.

Table 20. Simulated Thermal Resistance<sup>1</sup>

| PCB Type         | Airflow Velocity (m/sec) | $\theta_{JA}$ | θ <sub>JC_TOP</sub> | $\theta_{JB}$ | Unit |
|------------------|--------------------------|---------------|---------------------|---------------|------|
| JEDEC 2s2p Board | 0.0                      | 14.9          | 0.70                | 1.8           | °C/W |

<sup>&</sup>lt;sup>1</sup> Thermal resistance values specified are simulated based on JEDEC specifications in compliance with JESD51-12 with the device power equal to 9 W.

### **ESD CAUTION**



ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

analog.com Rev. 0 | 21 of 45

<sup>&</sup>lt;sup>2</sup> Do not exceed this temperature for any duration of time when the device is powered.

# PIN CONFIGURATION AND FUNCTION DESCRIPTIONS




Figure 5. Pin Configuration

Table 21. Pin Function Descriptions

| Pin No.                                | Mnemonic   | Type  | Description   |
|--|------------|-------|---|
| POWER SUPPLIES                         |            |       |   |
| A2, E2, H2, L2, P2, V2                 | AVDD2      | Input | Analog 2.0 V Supply Inputs for DAC.                                     |
| L3                                     | AVDD2_PLL  | Input | Analog 2.0 V Supply Input for Clock PLL Linear Dropout Regulator (LDO). |
| D7, E7, P7, R7                         | BVDD2      | Input | Analog 2.0 V Supply Inputs for ADC Buffer.                              |
| B11, U11                               | RVDD2      | Input | Analog 2.0 V Supply Inputs for ADC Reference.                           |
| J5                                     | PLLCLKVDD1 | Input | Analog 1.0 V Supply Input for Clock PLL.                                |
| D2, D3, D4, E3, F3, N3, P3, R2, R3, R4 | AVDD1      | Input | Analog 1.0 V Supply Inputs for DAC Clock.                               |
| G7, G8, M7, M8                         | AVDD1_ADC  | Input | Analog 1.0 V Supply Inputs for ADC.                                     |
| G6, M6                                 | CLKVDD1    | Input | Analog 1.0 V Supply Inputs for ADC Clock.                               |
| D6, R6                                 | FVDD1      | Input | Analog 1.0 V Supply Inputs for ADC Reference.                           |

analog.com Rev. 0 | 22 of 45

# PIN CONFIGURATION AND FUNCTION DESCRIPTIONS

Table 21. Pin Function Descriptions

| in No.  | Mnemonic                  | Туре         | Description   |
|---|---------------------------|--------------|---|
| D10, R10  | VDD1_NVG                  | Input        | Analog 1.0 V Supply Inputs for Negative Voltage Generator (NVG) Used to Generate –1 V Output.   |
| E9, P9  | NVG1_OUT                  | Output       | Analog –1 V Supply Outputs from NVG. Decouple NVG1_OU to GND with a 0.1 μF capacitor.   |
| D8, E8, E10, P8, R8, P10  | VNN1                      | Input        | Analog –1 V Supply Inputs for ADC Buffer and Reference. Connect these pins to the adjacent NVG1_OUT pins.   |
| C9, T9,   | BVNN2                     | Output       | Decoupling Pin for the Internally Generated Analog –2 V ADC Buffer Supply. Decouple each BVNN2 pin to GND with a 0.1 µF capacitor.                |
| C10, T10  | BVDD3                     | Output       | Decoupling Pin for the Internally Generated Analog 3 V ADC Buffer Supply. Decouple BVDD3 to GND with 0.1 µF capacito                              |
| E5, F5, N5, P5  | DAVDD1                    | Input        | Digital Analog 1.0 V Supply Inputs.   |
| F10, H9, H11, J9, J11, K9, K11, L9, L11, M9   | DVDD1                     | Input        | Digital 1.0 V Supply Inputs.  |
| J7, K7  | DVDD1_RT                  | Input        | Digital 1.0 V Supply Inputs for Retimer Block.  |
| K5  | DCLKVDD1                  | Input        | Digital 1.0 V Clock Generation Supply.  |
| A16, B16, C16, D16, E16, F16, G16, H16, M16, N16, P16, R16, T16, U16, V16   | SVDD1                     | Input        | Digital 1.0 V Supply Inputs for SERDES Deserializer and Serializer.   |
| K15   | SVDD2 PLL                 | Input        | Digital 2.0 V Supply Input for SERDES LDO.  |
| J16, K16  | SVDD1_PLL                 | Input        | Digital 1.0 V Supply Inputs for SERDES Clock Generation and PLL.  |
| C13, F9, T13  | DVDD1P8                   | Input        | Digital Interface and Temperature Monitoring Unit (TMU) Supply Inputs (Nominal 1.8 V).  |
| A1, A3, A4, A7, A8, A11, A17, A18, B2 to B6, B9, B10, B14, B15, C2, C5 to C8, C11, C17, C18, D1, D5, D9, D14, D15, E1, E4, E6, E17, E18, F2, F4, F6 to F8, F14, F15, G2 to G5, G17, G18, H1, H5 to H8, H10, H12, H14, H15, J2, J8, J10, J12, J14, J15, J17, J18, K2, K8, K10, K12, K14, K17, K18, L1, L5 to L8, L10, L12, L14, M2 to M5, M10, M17, M18, N2, N4, N6 to N8, N14, N15, P1, P4, P6, P17, P18, R1, R5, R9, R14, R15, T2, T5 to T8, T11, T17, T18, U2 to U6, U9, U10, U14, U15, V1, V3, V4, V7, V8, V11, V17, V18 |                           | Input/output |   |
| VALOG OUTPUTS   | DAGOD DAGON               |              | DAGGO 4 40 4 0 4 D ( 4 T 4 4 1 1 4  |
| B1, C1  | DACOP, DACON              | Output       | DACO Output Currents, Ground Referenced. Tie these pins to GND if unused.   |
| G1, F1  | DAC1P, DAC1N              | Output       | DAC1 Output Currents, Ground Referenced. Tie these pins to GND if unused.   |
| M1, N1  | DAC2P, DAC2N              | Output       | DAC2 Output Currents, Ground Referenced. Tie these pins to GND if unused.   |
| U1, T1  | DAC3P, DAC3N              | Output       | DAC3 Output Currents, Ground Referenced. Tie these pins to GND if unused.   |
| H3  | ISET                      | Output       | DAC Bias Current Setting Pin. Connect this pin with a 5 k $\Omega$ resistor to GND.   |
| C4, C3  | ADCDRVP, ADCDRVN          | Output       | Optional Clock Output (for example, ADC Clock Driver for an external ADC). These pins are disabled by default. Leave the pins floating if unused. |
| B7, U7, B8, U8  | VCM0, VCM1, VCM2,<br>VCM3 | Output       | ADC Buffer Common-Mode Output Voltage. Decouple these pins to GND with a 0.1 µF capacitor.  |
| K3  | VCO_VREG                  | Output       | PLL LDO Regulator Output. Decouple this pin to GND with a 2.2 µF capacitor.   |
| G9  | TMU_REFN                  | Output       | TMU ADC Negative Reference. Connect this pin to GND.  |
| G10   | TMU_REFP                  | Output       | TMU ADC Positive Reference. Connect this pin to DVDD1P8.  |
| NALOG INPUTS  | _                         | '            | 1 2.22  |

analog.com Rev. 0 | 23 of 45

# PIN CONFIGURATION AND FUNCTION DESCRIPTIONS

Table 21. Pin Function Descriptions

| Pin No.                             | Mnemonic           | Туре         | Description   |  |
|-------------------------------------|--------------------|--------------|---|--|
| A6, A5                              | ADC0P, ADC0N       | Input        | ADC0 Differential Inputs with Internal 100 $\Omega$ Differential Resistor. Leave these pins floating if unused.   |  |
| V6, V5                              | ADC1P, ADC1N       | Input        | ADC1 Differential Inputs with Internal 100 Ω Differential Resistor. Leave these pins floating if unused.  |  |
| A10, A9                             | ADC2P, ADC2N       | Input        | ADC2 Differential Inputs with Internal 100 Ω Differential Resistor. Leave these pins floating if unused.  |  |
| V10, V9                             | ADC3P, ADC3N       | Input        | ADC3 Differential Inputs with Internal 100 $\Omega$ Differential Resistor. Leave these pins floating if unused.   |  |
| J3                                  | VCO_FINE           | Input        | On-Chip Device Clock Multiplier and PLL Fine Loop Filter Input. If the PLL is not in use, leave this pin floating and disable the PLL via the control registers.  |  |
| J4                                  | VCO_COARSE         | Input        | On-Chip Device Clock Multiplier and PLL Coarse Loop Filter Input. If the PLL is not in use, leave this pin floating and disable the PLL via the control registers.  |  |
| K4                                  | VCO_VCM            | Input        | On-Chip Device Clock Multiplier and VCO Common-Mode Input. If the PLL is not in use, leave this pin floating and disable the PLL via the control registers.   |  |
| N9, N10                             | TDP, TDN           | Input        | Anode and Cathode of Temperature Diodes. This feature is no supported. Tie TDP and TDN to GND.  |  |
| J1, K1                              | CLKINP, CLKINN     | Input        | Differential Clock Inputs with Nominal 100 $\Omega$ Termination. Self bias input requiring ac coupling. When the on-chip clock multiplier PLL is enabled, this input is the reference clock input. If the PLL is disabled, an RF clock equal to the DAC output sample rate is required. |  |
| MOS INPUTS AND OUTPUTS <sup>1</sup> |                    |              |   |  |
| G13                                 | CSB                | Input        | Serial Port Enable Input. Active low.   |  |
| H13                                 | SCLK               | Input        | Serial Plot Clock Input.  |  |
| F13                                 | SDIO               | Input/output | Serial Port Bidirectional Data Input/Output.  |  |
| J13                                 | SDO                | Output       | Serial Port Data Output.  |  |
| C12                                 | RESETB             | Input        | Active Low Reset Input. RESETB places digital logic and SPI registers in a known default state. RESETB must be connected to a digital IC that is capable of issuing a reset signal for the first step in the device initialization process.   |  |
| E13, D13                            | RXEN0, RXEN1       | Input        | Active High ADC and Receive Datapath Enable Inputs.  RXENx is also SPI configurable.  |  |
| P13, R13                            | TXEN0, TXEN1       | Input        | Active High DAC and Transmit Datapath Enable Inputs.  TXENx is also SPI configurable.   |  |
| D12, D11                            | ADC0_FD0, ADC0_FD1 | Output       | ADC0 Fast Detect Outputs by Default. Do not connect if unused.  |  |
| E12, E11                            | ADC1_FD0, ADC1_FD1 | Output       | ADC1 Fast Detect Outputs by Default. Do not connect if unused.  |  |
| F12, F11                            | ADC2_FD0, ADC2_FD1 | Output       | ADC2 Fast Detect Outputs by Default. Do not connect if unused.  |  |
| G12, G11                            | ADC3_FD0, ADC3_FD1 | Output       | ADC3 Fast Detect Outputs by Default. Do not connect if unused.  |  |
| P12, R12                            | IRQB_0, IRQB_1     | Output       | Interrupt Request Outputs. These pins are open-drain, active low outputs (CMOS levels with respect to DVDD1P8). Connec a > $5 \text{ k}\Omega$ pull-up resistor to DVDD1P8 to prevent these pins from floating when unused.   |  |
| M11, M12, N11, N12, P11, R11        | GPIO0 to GPIO5     | Input/output | General-Purpose Input or Output Pins. These pins control auxiliary functions related to the Tx datapaths.   |  |
| K13, L13, M13, N13, T12             | GPIO6 to GPIO10    | Input/output | General-Purpose Input or Output Pins. These pins control auxiliary functions related to the Rx datapaths and ADCs.  |  |

analog.com Rev. 0 | 24 of 45

# PIN CONFIGURATION AND FUNCTION DESCRIPTIONS

Table 21. Pin Function Descriptions

| Pin No.   | Mnemonic                  | Type   | Description   |
|---|---------------------------|--------|---|
| JESD204B or JESD204C COMPATIBLE SERDES DATA<br>LANES AND CONTROL SIGNALS <sup>2</sup> |                           |        |   |
| L18, L17  | SERDIN0+, SERDIN0-        | Input  | JRx Lane 0 Inputs, Data True/Complement.  |
| N18, N17  | SERDIN1+, SERDIN1-        | Input  | JRx Lane 1 Inputs, Data True/Complement.  |
| R18, R17  | SERDIN2+, SERDIN2-        | Input  | JRx Lane 2 Inputs, Data True/Complement.  |
| U18, U17  | SERDIN3+, SERDIN3-        | Input  | JRx Lane 3 Inputs, Data True/Complement.  |
| M15, M14  | SERDIN4+, SERDIN4-        | Input  | JRx Lane 4 Inputs, Data True/Complement.  |
| V15, V14  | SERDIN5+, SERDIN5-        | Input  | JRx Lane 5 Inputs, Data True/Complement.  |
| T15, T14  | SERDIN6+, SERDIN6-        | Input  | JRx Lane 6 Inputs, Data True/Complement.  |
| P15, P14  | SERDIN7+, SERDIN7-        | Input  | JRx Lane 7 Inputs, Data True/Complement.  |
| U13, V13  | SYNCOOUTB+,<br>SYNCOOUTB- | Output | JRx Link 0 Synchronization Outputs for the JESD204B Interface. These pins are LVDS or CMOS configurable. These pins can also provide differential 100 $\Omega$ output impedance in LVDS mode.   |
| U12, V12  | SYNC1OUTB+,<br>SYNC1OUTB- | Output | JRx Link 1 Synchronization Outputs for the JESD204B interface or CMOS Input to Control the Transmit Fast Frequency Hopping (FFH) Feature. For JRx link synchronization, these pins can be configured as LVDS or CMOS outputs and can provide differential 100 $\Omega$ output impedance in LVDS mode. |
| A15, A14  | SERDOUT0+,<br>SERDOUT0-   | Output | JTx Lane 0 Outputs, Data True/Complement.   |
| C15, C14  | SERDOUT1+,<br>SERDOUT1-   | Output | JTx Lane 1 Outputs, Data True/Complement.   |
| E15, E14  | SERDOUT2+,<br>SERDOUT2-   | Output | JTx Lane 2 Outputs, Data True/Complement.   |
| G15, G14  | SERDOUT3+,<br>SERDOUT3-   | Output | JTx Lane 3 Outputs, Data True/Complement.   |
| H18, H17  | SERDOUT4+,<br>SERDOUT4-   | Output | JTx Lane 4 Outputs, Data True/Complement.   |
| F18, F17  | SERDOUT5+,<br>SERDOUT5-   | Output | JTx Lane 5 Outputs, Data True/Complement.   |
| D18, D17  | SERDOUT6+,<br>SERDOUT6-   | Output | JTx Lane 6 Outputs, Data True/Complement.   |
| B18, B17  | SERDOUT7+,<br>SERDOUT7-   | Output | JTx Lane 7 Outputs, Data True/Complement.   |
| B13, A13  | SYNCOINB+, SYNCOINB-      | Input  | JTx Link 0 Synchronization Inputs for the JESD204B Interface These pins are LVDS or CMOS configurable. These pins are LVDS or CMOS configurable and have selectable internal 100 $\Omega$ input impedance for LVDS operation  |
| B12, A12  | SYNC1INB+, SYNC1INB-      | Input  | JTx Link 1 Synchronization Inputs for the JESD204B Interface or CMOS Inputs for Receive FFH via the GPIOx Pins. These pins are LVDS or CMOS configurable and have selectable internal 100 $\Omega$ input impedance for LVDS operation.  |
| T4, T3  | SYSREFP, SYSREFN          | Input  | Active High JESD204B/C System Reference Inputs. These pins are configurable for differential current mode logic (CML), PECL, and LVDS with internal 100 $\Omega$ termination or single-ended CMOS.  |
| NO CONNECTS AND DO NOT CONNECTS   |                           |        |   |
| J6, K6  | NC                        |        | No Connect. These pins can be left open or connected.   |

analog.com Rev. 0 | 25 of 45

# PIN CONFIGURATION AND FUNCTION DESCRIPTIONS

# Table 21. Pin Function Descriptions

| Pin No.          | Mnemonic | Туре | Description                                 |
|------------------|----------|------|---|
| H4, L4, L15, L16 | DNC      | DNC  | Do Not Connect. The pins must be kept open. |

<sup>&</sup>lt;sup>1</sup> CMOS inputs do not have pull-up or pull-down resistors.

analog.com Rev. 0 | 26 of 45

 $<sup>^2\,</sup>$  SERDINx± and SERDOUTx± include 100  $\Omega$  internal termination resistors.

### TYPICAL PERFORMANCE CHARACTERISTICS

#### DAC

The data curves represent the average performance across all outputs with harmonics and spurs falling in the first Nyquist zone (<f<sub>DAC</sub>/2). All SFDR, IMD3, and NSD data measured on a laboratory evaluation board. All data for the phase noise and adjacent channel leakage ratio (ACLR) is measured on the AD9081-FMCA-EBZ customer evaluation board. For additional information on the JESD204B and JESD204C mode configurations, see the UG-1578 user guide.




Figure 6. HD2 vs. f<sub>OUT</sub> over Digital Scale, 6 GSPS DAC Sample Rate, Channel Interpolation 1×, Main Interpolation 4×, Mode 15C




Figure 9. HD2 vs. f<sub>OUT</sub> over Digital Scale, 9 GSPS DAC Sample Rate, Channel Interpolation 1×. Main Interpolation 6×. Mode 15C

60




Figure 7. HD2 vs. f<sub>OUT</sub> over Digital Scale, 12 GSPS DAC Sample Rate, Channel Interpolation 1×, Main Interpolation 8×, Mode 15C




Figure 10. HD2 vs. f<sub>OUT</sub> over Digital Scale, 12 GSPS DAC Sample Rate, Channel Interpolation 4×, Main Interpolation 8×, Mode 16B




Figure 8. HD3 vs. f<sub>OUT</sub> over Digital Scale, 6 GSPS DAC Sample Rate, Channel Interpolation 1×, Main Interpolation 4×, Mode 15C




Figure 11. HD3 vs. f<sub>OUT</sub> over Digital Scale, 9 GSPS DAC Sample Rate, Channel Interpolation 1×, Main Interpolation 6×, Mode 15C

analog.com Rev. 0 | 27 of 45

## TYPICAL PERFORMANCE CHARACTERISTICS




Figure 12. HD3 vs. f<sub>OUT</sub> over Digital Scale, 12 GSPS DAC Sample Rate, Channel Interpolation 1×, Main Interpolation 8×, Mode 15C




Figure 13. SFDR, Worst Spurious vs. f<sub>OUT</sub> over Digital Scale, 6 GSPS DAC Sample Rate, Channel Interpolation 1×, Main Interpolation 4×, Mode 15C




Figure 14. SFDR, Worst Spurious vs. f<sub>OUT</sub> over Digital Scale, 12 GSPS DAC Sample Rate, Channel Interpolation 1×, Main Interpolation 8×, Mode 15C




Figure 15. HD3 vs. f<sub>OUT</sub> over Digital Scale, 12 GSPS DAC Sample Rate, Channel Interpolation 4×, Main Interpolation 8×, Mode 16B




Figure 16. SFDR, Worst Spurious vs. f<sub>OUT</sub> over Digital Scale, 9 GSPS DAC Sample Rate, Channel Interpolation 1×, Main Interpolation 6×, Mode 15C




Figure 17. SFDR, Worst Spurious vs. f<sub>OUT</sub> over Digital Scale, 12 GSPS DAC Sample Rate, Channel Interpolation 4×, Main Interpolation 8×, Mode 16B

analog.com Rev. 0 | 28 of 45

## TYPICAL PERFORMANCE CHARACTERISTICS




Figure 18. IMD3 vs. f<sub>OUT</sub> over Digital Scale (Mode 17B), 6 GSPS DAC Sample Rate, Channel Interpolation 1×, Main Interpolation 4×, Mode 15C, IMD3 is a Two-Tone Test, and the Scale per Tone is 6 dB Lower than the Reported Digital Scale




Figure 19. IMD3 vs. f<sub>OUT</sub> over Digital Scale, 12 GSPS DAC Sample Rate, Channel Interpolation 1×, Main Interpolation 8×, Mode 15C, IMD3 is a Two-Tone Test, and the Scale per Tone is 6 dB Lower than the Reported Digital




Figure 20. IMD3 vs.  $f_{OUT}$  over  $f_{DAC}$ , Digital Scale -7 dBFS, IMD3 is a Two-Tone Test, and the Scale per Tone is 6 dB Lower than the Reported Digital Scale




Figure 21. IMD3 vs. f<sub>OUT</sub> over Digital Scale, 9 GSPS DAC Sample Rate, Channel Interpolation 1×, Main Interpolation 6×, Mode 15C, IMD3 is a Two-Tone Test, and the Scale per Tone is 6 dB Lower than the Reported Digital Scale




Figure 22. IMD3 vs. f<sub>OUT</sub> over Digital Scale, 12 GSPS DAC Sample Rate, Channel Interpolation 4×, Main Interpolation 8×, Mode 16B, IMD3 is a Two-Tone Test, and the Scale per Tone is 6 dB Lower than the Reported Digital Scale




Figure 23. SFDR, Worst In-Band Spurious vs.  $f_{OUT}$  over  $f_{DAC}$ , with 0 dBFS Tone Level

analog.com Rev. 0 | 29 of 45

## TYPICAL PERFORMANCE CHARACTERISTICS




Figure 24. DAC0 Fundamental Output Power vs. f<sub>OUT</sub> Across f<sub>DAC</sub>, at 0 dBFS Digital Backoff, Measured on a Laboratory Evaluation Board, the AD9081-FMCA-EBZ Evaluation Board has a Different PCB Layout and Results in a Different Frequency Response when Compared to a Laboratory Evaluation Board




Figure 25. Single Sideband Phase Noise vs. Frequency Offset for Different Clock Input Power (P<sub>CLK</sub>), f<sub>OUT</sub>= 1.8 GHz, External 12 GHz Clock Input with Clock PLL Disabled




Figure 26. Single-Tone NSD Measured at 10% Offset from  $f_{OUT}$  vs.  $f_{OUT}$  over  $f_{DAC}$ , Shuffle On, 16-Bit Resolution, Mode 15C




Figure 27. Single Sideband Phase Noise vs. Frequency Offset for Different PLL Reference Clocks ( $f_{REF}$ ),  $f_{OUT}$  = 1.8 GHz,  $f_{DAC}$  = 12 GSPS, PLL Enabled with Exception of External 12 GHz Clock Input with Clock PLL Disabled




Figure 28. Single Sideband Phase Noise vs. Frequency Offset for Different DAC Output Frequencies (f<sub>OUT</sub>), External 12 GHz Clock Input with Clock PLL Disabled




Figure 29. Single-Tone NSD Measured at 10% Offset from  $f_{OUT}$  vs.  $f_{OUT}$  over  $f_{DAC}$ , 12-Bit Resolution, Shuffle On, Mode 24C

analog.com Rev. 0 | 30 of 45

## TYPICAL PERFORMANCE CHARACTERISTICS




Figure 30. Single-Tone NSD Measured at 10% Offset from  $f_{\rm OUT}$  vs.  $f_{\rm OUT}$ , Shuffle Off vs. Shuffle On,  $f_{\rm DAC}$  = 11796.48 MSPS, 16-Bit Resolution, Mode




Figure 31. Dual Band ACLR Performance for Two 20 MHz LTE carriers at  $f_{\rm OUT}$  = 1.88 GHz and  $f_{\rm OUT}$  = 2.145 GHz (Refer to Figure 32 for a Wideband Plot), Showing a Close Up of One Carrier at  $f_{\rm OUT}$  = 1.88 GHz,  $f_{\rm DAC}$  = 11.796 GSPS, Test Vector PAR = 7.7 dB with -1 dBFS Backoff, Channel Interpolation 3×, Main Interpolation 8×, Mode 9C




Figure 32. Dual Band Wideband Plot for Two 20 MHz LTE Carriers at f<sub>OUT</sub> = 1.88 GHz and f<sub>OUT</sub> = 2.145 GHz (3GPP Bands, B1 and B3, Respectively), at f<sub>DAC</sub> = 11.796 GSPS, Test Vector PAR = 7.7 dB with -1 dBFS Backoff, Channel Interpolation 3×, Main Interpolation 8×, Mode 9C




Figure 33. Single-Tone NSD Measured at 10% Offset from  $f_{\rm OUT}$  vs.  $f_{\rm OUT}$ , Shuffle Off vs. Shuffle On,  $f_{\rm DAC}$  = 11796.48 MSPS, 12-Bit Resolution, Mode 24C




Figure 34. Dual Band ACLR Performance for two 20 MHz LTE carriers at  $f_{\rm OUT}$  = 1.88 GHz and  $f_{\rm OUT}$  = 2.145 GHz (Refer to Figure 32 for a Wideband Plot), Showing a Close-up of One Carrier at  $f_{\rm OUT}$  = 2.145 GHz,  $f_{\rm DAC}$  = 11.796 GSPS, Test Vector PAR = 7.7 dB with -1 dBFS Backoff, Channel Interpolation 3×, Main Interpolation 8×, Mode 9C




Figure 35. ACLR Performance for 100 MHz 5G Test Vector at  $f_{OUT}$  = 3.9 GHz and  $f_{DAC}$  = 11.898 GSPS, Test Vector Peak to RMS = 11.7 dB with -1 dBFS Backoff (Mode 9C), Channel Interpolation 3×, Main Interpolation 8×

analog.com Rev. 0 | 31 of 45

### TYPICAL PERFORMANCE CHARACTERISTICS

### ADC: 4 GSPS

Nominal supplies, sampling rate = 4 GSPS with DAC clock frequency ( $f_{CLK}$ ) = 12 GHz direct RF clock, full bandwidth mode operation (no decimation),  $T_J$  = 80°C ( $T_A$  = 25°C), 128k FFT sample with five averages, and  $A_{IN}$  = -1 dBFS, unless otherwise noted.




Figure 36. Single-Tone FFT at  $f_{IN}$  = 450 MHz




Figure 37. Single-Tone FFT at  $f_{IN}$  = 900 MHz




Figure 38. Single-Tone FFT at  $f_{IN}$  = 1800 MHz




Figure 39. Single-Tone SFDR and SNR vs.  $A_{IN}$  at  $f_{IN}$  = 450 MHz




Figure 40. Single-Tone SFDR and SNR vs.  $A_{IN}$  at  $f_{IN}$  = 900 MHz




Figure 41. Single-Tone SFDR and SNR vs.  $A_{IN}$  at  $f_{IN}$  = 1800 MHz

analog.com Rev. 0 | 32 of 45

## TYPICAL PERFORMANCE CHARACTERISTICS




Figure 42. Single-Tone FFT at  $f_{IN}$  = 2700 MHz




Figure 43. Single-Tone FFT at  $f_{IN}$  = 3600 MHz




Figure 44. Single-Tone FFT at  $f_{IN}$  = 4500 MHz




Figure 45. Single-Tone SFDR and SNR vs.  $A_{IN}$  at  $f_{IN}$  = 2700 MHz




Figure 46. Single-Tone SFDR and SNR vs.  $A_{IN}$  at  $f_{IN}$  = 3600 MHz




Figure 47. Single-Tone SFDR and SNR vs.  $A_{IN}$  at  $f_{IN}$  = 4500 MHz

analog.com Rev. 0 | 33 of 45

# TYPICAL PERFORMANCE CHARACTERISTICS




Figure 48. Single-Tone FFT at  $f_{IN}$  = 5400 MHz




Figure 49. Single-Tone FFT at  $f_{IN}$  = 6300 MHz




Figure 50. Single-Tone FFT at  $f_{IN}$  = 7200 MHz




Figure 51. Single-Tone SFDR and SNR vs.  $A_{\rm IN}$  at  $f_{\rm IN}$  = 5400 MHz




Figure 52. Single-Tone SFDR and SNR vs.  $A_{\rm IN}$  at  $f_{\rm IN}$  = 6300 MHz




Figure 53. Single-Tone SFDR and SNR vs.  $A_{\rm IN}$  at  $f_{\rm IN}$  = 7200 MHz

analog.com Rev. 0 | 34 of 45

## TYPICAL PERFORMANCE CHARACTERISTICS




Figure 54. Two-Tone FFT,  $f_{\rm IN1}$  = 1.775 GHz,  $f_{\rm IN2}$  = 1.825 GHz,  $A_{\rm IN1}$  and  $A_{\rm IN2}$  = -7 dBFS (IMD3L =  $2f_{\rm IN1}$  -  $f_{\rm IN2}$ , and IMD3H =  $2f_{\rm IN2}$  -  $f_{\rm IN1}$ )




Figure 55. Two-Tone FFT,  $f_{\text{IN1}}$  = 2.675 GHz,  $f_{\text{IN2}}$  = 2.725 GHz,  $A_{\text{IN1}}$  and  $A_{\text{IN2}}$  = -7 dBFS




Figure 56. Two-Tone FFT,  $f_{\rm IN1}$  = 3.575 GHz,  $f_{\rm IN2}$  = 3.625 GHz,  $A_{\rm IN1}$  and  $A_{\rm IN2}$  = -7 dBFS




Figure 57. Two-Tone IMD3 vs.  $A_{IN}$  with  $f_{IN1}$  = 1.775 GHz,  $f_{IN2}$  = 1.825 GHz




Figure 58. Two-Tone IMD3 vs.  $A_{IN}$  with  $f_{IN1}$  = 2.675 GHz,  $f_{IN2}$  = 2.725 GHz




Figure 59. Two-Tone IMD3 vs.  $A_{IN}$  with  $f_{IN1}$  = 3.575 GHz,  $f_{IN2}$  = 3.625 GHz

analog.com Rev. 0 | 35 of 45

## TYPICAL PERFORMANCE CHARACTERISTICS




Figure 60. Two-Tone FFT,  $f_{\text{IN1}}$  = 5.375 GHz,  $f_{\text{IN2}}$  = 5.425 GHz,  $A_{\text{IN1}}$  and  $A_{\text{IN2}}$  = -7 dBFS




Figure 61. SNR and SFDR vs. Input Frequency with  $A_{IN} = -1$  dBFS




Figure 62. Harmonics (HD2 and HD3) vs. Input Frequency with  $A_{IN} = -1$  dBFS




Figure 63. Two-Tone IMD3 vs.  $A_{IN}$  with  $f_{IN1}$  = 5.375 GHz,  $f_{IN2}$  = 5.425 GHz




Figure 64. SNR vs. Input Frequency, Direct Clock vs. On-Chip PLL Clock,  $f_S = 4$  GHz,  $A_{\rm IN} = -1$  dBFS




Figure 65. FFT Close-In Comparison, Direct Clock vs. On-Chip PLL Clock,  $f_S$ = 4 GHz,  $f_{IN}$  = 2.7 GHz,  $A_{IN}$  = -1 dBFS

analog.com Rev. 0 | 36 of 45

## TYPICAL PERFORMANCE CHARACTERISTICS




Figure 66. SNR and SFDR vs. Die Temperature,  $f_{\rm IN}$  = 1.85 GHz,  $A_{\rm IN}$  = -1 dBFS




Figure 67. SNR and SFDR vs. Sample Frequency ( $f_S$ ),  $f_{IN}$  = 450 MHz




Figure 68. Power vs. Die Temperature,  $f_{\rm IN}$ = 1.85 GHz,  $A_{\rm IN}$  = -1 dBFS




Figure 69. Harmonics (HD2, HD3, and Interleaving) vs. Die Temperature,  $f_{\rm IN}$  = 1.85 GHz




Figure 70. Harmonics (HD2 and HD3) vs. Sample Frequency ( $f_{\rm S}$ ),  $f_{\rm IN}$  = 450 MHz




Figure 71. Power vs. Sample Frequency ( $f_S$ ),  $f_{IN}$  = 450 MHz

analog.com Rev. 0 | 37 of 45

# **TYPICAL PERFORMANCE CHARACTERISTICS**




Figure 72. Input Referred Noise Histogram




Figure 73. DNL,  $f_{IN} = 255 \text{ MHz}$ 




Figure 74. Measured Input Bandwidth ADC Input on AD9081-FMCA-EBZ (No Matching Network)




Figure 75. INL,  $f_{IN}$  = 255 MHz

analog.com Rev. 0 | 38 of 45

# TYPICAL PERFORMANCE CHARACTERISTICS

## ADC: 3 GSPS

Nominal supplies, sampling rate = 3 GSPS with DAC clock frequency ( $f_{CLK}$ ) = 12 GHz direct RF clock, full bandwidth mode operation (no decimation),  $T_J$  = 80°C ( $T_A$  = 25°C), 128k FFT sample with five averages, and  $A_{IN}$  = -1 dBFS, unless otherwise noted.




Figure 76. Single-Tone FFT at  $f_{IN}$  = 450 MHz




Figure 77. Single-Tone FFT at  $f_{IN}$  = 900 MHz




Figure 78. Single-Tone FFT at  $f_{IN}$  = 1800 MHz




Figure 79. Single-Tone SFDR and SNR vs.  $A_{IN}$  at  $f_{IN}$  = 450 MHz




Figure 80. Single-Tone SFDR and SNR vs.  $A_{IN}$  at  $f_{IN}$  = 900 MHz




Figure 81. Single-Tone SFDR and SNR vs.  $A_{IN}$  at  $f_{IN}$  = 1800 MHz

analog.com Rev. 0 | 39 of 45

## TYPICAL PERFORMANCE CHARACTERISTICS




Figure 82. Single-Tone FFT at  $f_{IN}$  = 2700 MHz




Figure 83. Single-Tone FFT at  $f_{IN}$  = 3600 MHz




Figure 84. Single-Tone FFT at  $f_{IN}$  = 4500 MHz




Figure 85. Single-Tone SFDR and SNR vs.  $A_{\rm IN}$  at  $f_{\rm IN}$  = 2700 MHz




Figure 86. Single-Tone SFDR and SNR vs.  $A_{IN}$  at  $f_{IN}$  = 3600 MHz




Figure 87. Single-Tone SFDR and SNR vs.  $A_{IN}$  at  $f_{IN}$  = 4500 MHz

analog.com Rev. 0 | 40 of 45

## TYPICAL PERFORMANCE CHARACTERISTICS




Figure 88. Single-Tone FFT at  $f_{IN}$  = 5400 MHz




Figure 89. Single-Tone FFT at  $f_{IN}$  = 6300 MHz




Figure 90. Single-Tone FFT at  $f_{IN}$  = 7200 MHz




Figure 91. Single-Tone SFDR and SNR vs.  $A_{\rm IN}$  at  $f_{\rm IN}$  = 5400 MHz




Figure 92. Single-Tone SFDR and SNR vs.  $A_{IN}$  at  $f_{IN}$  = 6300 MHz




Figure 93. Single-Tone SFDR and SNR vs.  $A_{IN}$  at  $f_{IN}$  = 7200 MHz

analog.com Rev. 0 | 41 of 45

## TYPICAL PERFORMANCE CHARACTERISTICS




Figure 94. Two-Tone FFT,  $f_{\text{IN1}} = 1.775 \text{ GHz}$ ,  $f_{\text{IN2}} = 1.825 \text{ GHz}$ ,  $A_{\text{IN1}}$  and  $A_{\text{IN2}} = -7 \text{ dBFS}$ 




Figure 95. Two-Tone FFT,  $f_{\text{IN1}}$  = 3.575 GHz,  $f_{\text{IN2}}$  = 3.625 GHz,  $A_{\text{IN1}}$  and  $A_{\text{IN2}}$  = -7 dBFS




Figure 96. SNR and SFDR vs. Input Frequency with  $A_{IN} = -1$  dBFS




Figure 97. Two-Tone FFT,  $f_{\text{IN1}}$  = 2.675 GHz,  $f_{\text{IN2}}$  = 2.725 GHz,  $A_{\text{IN1}}$  and  $A_{\text{IN2}}$  = -7 dBFS




Figure 98. Two-Tone FFT,  $f_{\text{IN1}}$  = 5.575 GHz,  $f_{\text{IN2}}$  = 5.425 GHz,  $A_{\text{IN1}}$  and  $A_{\text{IN2}}$  = -7 dBFS




Figure 99. Harmonics (HD2 and HD3) vs. Input Frequency with  $A_{IN} = -1$  dBFS

analog.com Rev. 0 | 42 of 45

### THEORY OF OPERATION

The AD9081 is a highly integrated, 28 nm, RF, MxFE featuring four 16-bit, 12 GSPS DAC cores and four 12-bit, 4 GSPS ADC cores (see Figure 1). The DAC core is based on a current segmentation architecture providing a differential complementary current output with an adjustable  $l_{\text{OUTFS}}$  range of 6.43 mA to 37.75 mA. The ADC core is based on a proprietary interleaved architecture that suppresses residual interleaving spurious products into the noise floor. To enable wide bandwidth operation, a high linearity,  $100~\Omega$  differential buffer with overload protection is used to isolate the ADC core from the RF ADC driver source. An on-chip clock multiplier can be used to synthesize the RF DAC and ADC clocks. Alternatively, an external clock can be applied.

Flexible transmit and receive DSP paths are available to up sample and down sample the desired intermediate frequency (IF) and RF signal(s) to lower the required data interface rates and efficiently align with bandwidth requirements. The channelizer data path enables efficient data transfer to allow multiband applications where up to eight unique RF bands are supported. The transmit and receive DSP paths are symmetric and consist of four coarse digital upconversion (DUC) and digital downconversion (DDC) blocks in the main data path along with eight fine DUC and DDC blocks in the channelizer data path. Each DUC and DDC block includes multiple interpolation or decimation stages and a 48-bit NCO configurable for integer or fractional mode of operation. The NCOs in the coarse DUC and DDC block support fast frequency hopping, coherently, and can be controlled using GPIOs. The DUC blocks, the DDC blocks, and the data paths can be fully bypassed to enable Nyquist operation.

Various auxiliary DSP features facilitate an improved system integration. The data paths include adjustable delay lines to compensate for mismatch in channel delay paths that may occur external

to the device. The transmit data path includes digital gain control, fine delay adjust, and power amplifier protection to simplify DPD integration in a multiband transmitter. The receive data path includes a flexible, programmable, 192-tap finite impulse response (PFIR) filter. This filter can be allocated across one or more ADCs for receive equalization with support for four different profiles. The profiles can be selected using the GPIOx pins. The receive data path also includes a fast and slow signal detection capability in support of automatic gain control (AGC). The data paths also include features to reduce power consumption in time division duplex (TDD) applications. All the auxiliary DSP features can be fully bypassed.

The AD9081 also supports a low latency digital loopback between the receive and transmit data paths to bypass the JESD204 link. The data formatting of the data paths can be real or complex (I/Q) with selectable resolutions of 8, 12, 16, and 24 bits, depending on the JESD204B or the JESD204C mode.

A 16-lane JESD204 transceiver port is available to support the high data throughput rates on the receive and transmit data paths. Eight SERDES lanes are designated for the transmit data paths, whereas the other eight lanes are designated for the receive data paths. The transceiver port supports JESD204C up to 24.75 Gbps, or JESD204B up to 15.5 Gbps lane rates. The JESD204 data link layer is highly flexible, allowing to adjust the lane count (or rate) required to support a target link throughput. An external alignment signal (SYSREF) can be used to guarantee deterministic latency, phase alignment, and aid in multichip synchronization.

An on-chip thermal management unit (TMU) can be used to measure the die temperature as part of a thermal management solution to guarantee better thermal stability during system operation.

analog.com Rev. 0 | 43 of 45

# **APPLICATIONS INFORMATION**

Refer to UG-1578, the device user guide, for more information on device initialization and other applications information.

analog.com Rev. 0 | 44 of 45

## **OUTLINE DIMENSIONS**




Figure 100. 324-Ball Ball Grid Array, Thermally Enhanced [BGA\_ED]
(BP-324-3)
Dimensions shown in millimeters

## **ORDERING GUIDE**

| Model <sup>1</sup> | Temperature Range <sup>2</sup> | Package Description                       | Packing Quantity | Package<br>Option |
|--------------------|--------------------------------|---|------------------|-------------------|
| AD9081BBPZ-4D4AB   | -40°C to +120°C                | 324-Ball BGA_ED (15 mm × 15 mm × 1.58 mm) | Tray, 126        | BP-324-3          |
| AD9081BBPZ-4D4AC   | -40°C to +120°C                | 324-Ball BGA_ED (15 mm × 15 mm × 1.58 mm) | Tray, 126        | BP-324-3          |
| AD9081BBPZRL-4D4AB | -40°C to +120°C                | 324-Ball BGA_ED (15 mm × 15 mm × 1.58 mm) | Reel, 1000       | BP-324-3          |
| AD9081BBPZRL-4D4AC | -40°C to +120°C                | 324-Ball BGA_ED (15 mm × 15 mm × 1.58 mm) | Reel, 1000       | BP-324-3          |

<sup>&</sup>lt;sup>1</sup> Z = RoHS Compliant Part

### **EVALUATION BOARDS**

| Model           | Description  |
|-----------------|--|
| AD9081-FMCA-EBZ | AD9081 Evaluation Board with High Performance Analog Network |



<sup>&</sup>lt;sup>2</sup> Specified operating junction temperature (T<sub>J</sub>).