

MOSFET – Power, N-Channel, SUPERFET III, Easy Drive

650 V, 44 A, 67 m Ω

FCH067N65S3

Description

SUPERFET III MOSFET is **onsemi**'s brand-new high voltage super-junction (SJ) MOSFET family that is utilizing charge balance technology for outstanding low on-resistance and lower gate charge performance. This advanced technology is tailored to minimize conduction loss, provides superior switching performance, and withstand extreme dv/dt rate.

Consequently, SUPERFET III MOSFET Easy drive series helps manage EMI issues and allows for easier design implementation.


Features

- 700 V @ T_J = 150°C
- Typ. $R_{DS(on)} = 59 \text{ m}\Omega$
- Ultra Low Gate Charge (Typ. Q_g = 78 nC)
- Low Effective Output Capacitance (Typ. Coss(eff.) = 715 pF)
- 100% Avalanche Tested
- These Devices are Pb-Free and are RoHS Compliant

Applications

- Telecom / Server Power Supplies
- Industrial Power Supplies
- UPS / Solar

V _{DSS}	R _{DS(ON)} MAX	I _D MAX	
650 V	67 mΩ @ 10 V	44 A	




POWER MOSFET



TO-247 LONG LEADS CASE 340CH

MARKING DIAGRAM



&Z = Assembly Plant Code &3 = Data Code (Year & Week)

&K = Lot

FCH067N65S3 = Specific Device Code

ORDERING INFORMATION

See detailed ordering and shipping information on page 2 of this data sheet.

ABSOLUTE MAXIMUM RATINGS ($T_C = 25^{\circ}C$, Unless otherwise noted)

Symbol	Parameter		FCH067N65S3-F155	Unit
V_{DSS}	Drain to Source Voltage		650	V
V_{GSS}	Gate to Source Voltage – DC		±30	V
		- AC (f > 1 Hz)	±30	
I _D	Drain Current – Continuous (T _C = 25°C)		44*	Α
		- Continuous (T _C = 100°C)	28*	
I _{DM}	Drain Current	- Pulsed (Note 1)	110*	А
E _{AS}	Single Pulsed Avalanche Energy (Note 2)		1160	mJ
I _{AS}	Avalanche Current (Note 2)		8.8	Α
E _{AR}	Repetitive Avalanche Energy (Note 1)		3.12	mJ
dv/dt	MOSFET dv/dt Peak Diode Recovery dv/dt (Note 3)		100	V/ns
			20	
P_{D}	Power Dissipation	(T _C = 25°C)	312	W
		- Derate Above 25°C	2.5	W/°C
T _J , T _{STG}	Operating and Storage Temperature Range		-55 to +150	°C
TL	Maximum Lead Temperature for Soldering, 1/8" from Case for 5 seconds		300	°C

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected. *Drain current limited by maximum junction temperature.

THERMAL CHARACTERISTICS

\$ Symbol	Parameter	FCH067N65S3-F155	Unit
$R_{\theta JC}$	Thermal Resistance, Junction to Case, Max.	0.4	°C/W
$R_{\theta JA}$	Thermal Resistance, Junction to Ambient, Max.	40	

PACKAGE MARKING AND ORDERING INFORMATION

Part Number	Top Marking	Package	Packing Method	Reel Size	Tape Width	Quantity
FCH067N65S3-F155	FCH067N65S3	TO-247 G03	Tube	N/A	N/A	30 Units



^{1.} Repetitive rating: pulse width limited by maximum junction temperature.
2. I_{AS} = 8.8 A, R_{G} = 25 Ω , starting T_{J} = 25°C.

^{3.} $I_{SD} \le$ 22 A, di/dt \le 200 A/ μ s, $V_{DD} \le$ 380 V, starting T_J = 25°C.

ELECTRICAL CHARACTERISTICS ($T_C = 25^{\circ}C$ unless otherwise noted)

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
OFF CHARACT	ERISTICS		-	-	<u>-</u>	-
BV _{DSS}	Drain to Source Breakdown Voltage	$V_{GS} = 0 \text{ V}, I_D = 1 \text{ mA}, T_J = 25^{\circ}\text{C}$	650	_	-	V
		V _{GS} = 0 V, I _D = 1 mA, T _J = 150°C	700	_	_	V
$\Delta BV_{DSS} / \Delta T_{J}$	Breakdown Voltage Temperature Coefficient	I _D = 1 mA, Referenced to 25°C	-	0.72	-	V/°C
I _{DSS}	Zero Gate Voltage Drain Current	V _{DS} = 650 V, V _{GS} = 0 V	-	_	1	μΑ
		V _{DS} = 520 V, T _C = 125°C	-	2.2	_	
I _{GSS}	Gate to Body Leakage Current	V _{GS} = ±30 V, V _{DS} = 0 V	-	_	±100	nA
ON CHARACTE	RISTICS					
V _{GS(th)}	Gate Threshold Voltage	$V_{GS} = V_{DS}$, $I_D = 1 \text{ mA}$	2.5	_	4.5	V
R _{DS(on)}	Static Drain to Source On Resistance	V _{GS} = 10 V, I _D = 22 A	-	59	67	mΩ
9FS	Forward Transconductance	V _{DS} = 20 V, I _D = 22 A	-	29	_	S
DYNAMIC CHAI	RACTERISTICS				-	
C _{iss}	Input Capacitance	V _{DS} = 400 V, V _{GS} = 0 V, f = 1 MHz	-	3090	_	pF
C _{oss}	Output Capacitance	1	-	68	_	pF
C _{oss(eff.)}	Effective Output Capacitance	V _{DS} = 0 V to 400 V, V _{GS} = 0 V	-	715	_	pF
C _{oss(er.)}	Energy Related Output Capacitance	V _{DS} = 0 V to 400 V, V _{GS} = 0 V	-	104	_	pF
Q _{g(tot)}	Total Gate Charge at 10 V	V _{DS} = 400 V, I _D = 22 A, V _{GS} = 10 V	-	78	_	nC
Q_{gs}	Gate to Source Gate Charge	(Note 4)	-	18	_	nC
$Q_{\sf gd}$	Gate to Drain "Miller" Charge		-	30	_	nC
ESR	Equivalent Series Resistance	f = 1 MHz	-	0.6	_	Ω
SWITCHING CH	IARACTERISTICS					
t _{d(on)}	Turn-On Delay Time	$V_{DD} = 400 \text{ V}, I_D = 22 \text{ A}, V_{GS} = 10 \text{ V},$	-	26	_	ns
t _r	Turn-On Rise Time	$R_g = 4.7 \Omega$ (Note 4)	-	52	_	ns
t _{d(off)}	Turn-Off Delay Time	,	_	89	_	ns
t _f	Turn-Off Fall Time		-	16	_	ns
SOURCE-DRAII	N DIODE CHARACTERISTICS		-	-	<u>-</u>	-
I _S	Maximum Continuous Source to Drain Diode Forward Current		-	_	44	Α
I _{SM}	Maximum Pulsed Source to Drain Diode Forward Current		-	_	110	Α
V _{SD}	Source to Drain Diode Forward Voltage	V _{GS} = 0 V, I _{SD} = 22 A	-	_	1.2	V
t _{rr}	Reverse Recovery Time	V _{GS} = 0 V, I _{SD} = 22 A,	-	435	-	ns
Q _{rr}	Reverse Recovery Charge	dl _F /dt = 100 A/μs	-	9.2	_	μC

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

4. Essentially independent of operating temperature typical characteristics.



TYPICAL PERFORMANCE CHARACTERISTICS




Figure 1. On-Region Characteristics




Figure 3. On-Resistance Variation vs.
Drain Current and Gate Voltage




Figure 5. Capacitance Characteristics




Figure 2. Transfer Characteristics




Figure 4. Body Diode Forward Voltage Variation vs. Source Current and Temperature




Figure 6. Gate Charge Characteristics



TYPICAL PERFORMANCE CHARACTERISTICS (continued)




Figure 7. Breakdown Voltage Variation vs. Temperature




Figure 9. Maximum Safe Operating Area




Figure 11. E_{OSS} vs. Drain to Source Voltage




Figure 8. On–Resistance Variation vs. Temperature




Figure 10. Maximum Drain Current vs. Case Temperature

TYPICAL PERFORMANCE CHARACTERISTICS (continued)




Figure 12. Transient Thermal Response Curve




Figure 13. Gate Charge Test Circuit & Waveform




Figure 14. Resistive Switching Test Circuit & Waveforms




Figure 15. Unclamped Inductive Switching Test Circuit & Waveforms




Figure 16. Peak Diode Recovery dv/dt Test Circuit & Waveforms


SUPERFET is a registered trademark of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries.



DATE 09 OCT 2019




TO-247-3LD CASE 340CH **ISSUE A**





- A. DIMENSIONS ARE EXCLUSIVE OF BURRS, MOLD FLASH, AND TIE BAR EXTRUSIONS.
- B. ALL DIMENSIONS ARE IN MILLIMETERS.
- C. DRAWING CONFORMS TO ASME Y14.5 2009.
 D. DIMENSION A1 TO BE MEASURED IN THE REGION DEFINED BY L1.
- E. LEAD FINISH IS UNCONTROLLED IN THE REGION DEFINED BY L1.

GENERIC **MARKING DIAGRAM***



XXXX = Specific Device Code

= Assembly Location

WW = Work Week

= Pb-Free Package

*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot "■", may or may not be present. Some products may not follow the Generic Marking.

Ø P —		Ø P1 D2
E1 —	2	D1

DIM	MILLIMETERS			
וווט	MIN	NOM	MAX	
Α	4.58	4.70	4.82	
A 1	2.29	2.475	2.66	
A2	1.40	1.50	1.60	
D	20.32	20.57	20.82	
Е	15.37	15.62	15.87	
E2	4.96	5.08	5.20	
e	?	5.56	?	
L	19.75	20.00	20.25	
L1	3.69	3.81	3.93	
ØΡ	3.51	3.58	3.65	
Q	5.34	5.46	5.58	
S	5.34	5.46	5.58	
Ь	1.17	1.26	1.35	
b2	1.53	1.65	1.77	
b4	2.42	2.54	2.66	
С	0.51	0.61	0.71	
D1	13.08	~	~	
D2	0.51	0.93	1.35	
E1	12.81	~	~	
ØP1	6.61	6.73	6.85	

DOCUMENT NUMBER:	98AON13853G	Electronic versions are uncontrolled except when accessed directly from the Document Repositor, Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.		
DESCRIPTION:	TO-247-3LD		PAGE 1 OF 1	

onsemi and ONSEMI are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

onsemi, Onsemi, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at <a href="www.onsemi.org/www.onsemi.or

ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

 $\textbf{Technical Library:} \ \underline{www.onsemi.com/design/resources/technical-documentation}$

onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support

For additional information, please contact your local Sales Representative at www.onsemi.com/support/sales

