## 40 V, 8.0 A, Low V<sub>CE(sat)</sub> **NPN Transistor**

ON Semiconductor's  $e^2$ PowerEdge family of low  $V_{CE(sat)}$ transistors are miniature surface mount devices featuring ultra low saturation voltage (V<sub>CE(sat)</sub>) and high current gain capability. These are designed for use in low voltage, high speed switching applications where affordable efficient energy control is important.

Typical applications are DC-DC converters and power management in portable and battery powered products such as cellular and cordless phones, PDAs, computers, printers, digital cameras and MP3 players. Other applications are low voltage motor controls in mass storage products such as disc drives and tape drives. In the automotive industry they can be used in air bag deployment and in the instrument cluster. The high current gain allows e2PowerEdge devices to be driven directly from PMU's control outputs, and the Linear Gain (Beta) makes them ideal components in analog amplifiers.

• This is a Pb-Free Device

### **MAXIMUM RATINGS** $(T_A = 25^{\circ}C)$

Rating	Symbol	Max	Unit
Collector-Emitter Voltage	V <sub>CEO</sub>	40	Vdc
Collector-Base Voltage	V <sub>CBO</sub>	40	Vdc
Emitter-Base Voltage	V <sub>EBO</sub>	6.0	Vdc
Collector Current - Continuous	Ic	6.0	Adc
Collector Current - Peak	I <sub>CM</sub>	8.0	Α
Electrostatic Discharge	ESD	HBM Cla MM Cla	

## THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Total Device Dissipation, T <sub>A</sub> = 25°C Derate above 25°C	P <sub>D</sub> (Note-1)	830 6.7	mW mW/°C
Thermal Resistance, Junction-to-Ambient	R <sub>0JA</sub> (Note 1)	150	°C/W
Total Device Dissipation, T <sub>A</sub> = 25°C Derate above 25°C	P <sub>D</sub> (Note 2)	1.4 11.1	W mW/°C
Thermal Resistance, Junction-to-Ambient	R <sub>θJA</sub> (Note 2)	90	°C/W
Thermal Resistance, Junction-to-Lead #1	R <sub>θJL</sub> (Note 2)	15	°C/W
Junction and Storage Temperature Range	T <sub>J</sub> , T <sub>stg</sub>	–55 to +150	°C

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.


- 1. FR-4 @ 100 mm<sup>2</sup>, 1 oz copper traces. 2. FR-4 @ 500 mm<sup>2</sup>, 1 oz copper traces.



## ON Semiconductor®

http://onsemi.com

# **40 VOLTS, 8.0 AMPS** NPN LOW $V_{CE(sat)}$ TRANSISTOR EQUIVALENT $R_{DS(on)}$ 31 m $\Omega$





ChipFET™ **CASE 1206A** STYLE 4

#### **MARKING DIAGRAM**




VB = Specific Device Code

M = Month Code

= Pb-Free Package

## **PIN CONNECTIONS**



## ORDERING INFORMATION

Device	Package	Shipping <sup>†</sup>
NSS40601CF8T1G	ChipFET (Pb-Free)	3000/ Tape & Reel

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

## **ELECTRICAL CHARACTERISTICS** ( $T_A = 25$ °C unless otherwise noted)

Characteristic		Min	Typical	Max	Unit
OFF CHARACTERISTICS	•	•		•	
Collector – Emitter Breakdown Voltage ( $I_C$ = 10 mAdc, $I_B$ = 0)	V <sub>(BR)CEO</sub>	40	_	_	Vdc
Collector – Base Breakdown Voltage (I <sub>C</sub> = 0.1 mAdc, I <sub>E</sub> = 0)	V <sub>(BR)</sub> CBO	40	-	-	Vdc
Emitter – Base Breakdown Voltage $(I_E=0.1 \text{ mAdc}, I_C=0)$	V <sub>(BR)EBO</sub>	6.0	-	-	Vdc
Collector Cutoff Current (V <sub>CB</sub> = 40 Vdc, I <sub>E</sub> = 0)	I <sub>CBO</sub>	-	-	0.1	μAdc
Emitter Cutoff Current (V <sub>EB</sub> = 6.0 Vdc)	I <sub>EBO</sub>	-	-	0.1	μAdc
ON CHARACTERISTICS	•				•
DC Current Gain (Note 3) $ \begin{aligned} &(I_C = 10 \text{ mA}, \ V_{CE} = 2.0 \ \text{V}) \\ &(I_C = 500 \text{ mA}, \ V_{CE} = 2.0 \ \text{V}) \\ &(I_C = 1.0 \ \text{A}, \ V_{CE} = 2.0 \ \text{V}) \\ &(I_C = 2.0 \ \text{A}, \ V_{CE} = 2.0 \ \text{V}) \\ &(I_C = 3.0 \ \text{A}, \ V_{CE} = 2.0 \ \text{V}) \end{aligned} $	h <sub>FE</sub>	200 200 200 200 200 200	- - 395 -	JESIG1	7
Collector – Emitter Saturation Voltage (Note 3) ( $I_C = 0.1 \text{ A}$ , $I_B = 0.010 \text{ A}$ ) ( $I_C = 1.0 \text{ A}$ , $I_B = 0.100 \text{ A}$ ) ( $I_C = 1.0 \text{ A}$ , $I_B = 0.010 \text{ A}$ ) ( $I_C = 2.0 \text{ A}$ , $I_B = 0.020 \text{ A}$ ) ( $I_C = 3.0 \text{ A}$ , $I_B = 0.030 \text{ A}$ ) ( $I_C = 4.0 \text{ A}$ , $I_B = 0.400 \text{ A}$ )	V <sub>CE(sat)</sub>	O FOR	0.008 0.031 0.060 0.075 0.100 0.090	0.010 0.075 0.075 0.110 0.150 0.135	V
Base – Emitter Saturation Voltage (Note 3) (I <sub>C</sub> = 1.0 A, I <sub>B</sub> = 0.01 A)	VBE(sat)	JE-OR	0.760	0.900	V
Base – Emitter Turn–on Voltage (Note 3) (I <sub>C</sub> = 2.0 A, V <sub>CE</sub> = 2.0 V)	V <sub>BE(on)</sub>	14,	0.720	0.900	V
Cutoff Frequency (I <sub>C</sub> = 100 mA, V <sub>CE</sub> = 5.0 V, f = 100 MHz)	The state of the s	140	-	-	MHz
Input Capacitance (V <sub>EB</sub> = 0.5 V, f = 1.0 MHz)	Cibo	-	-	1200	pF
Output Capacitance (V <sub>CB</sub> = 3.0 V, f = 1.0 MHz)	Cobo	-	-	100	pF
SWITCHING CHARACTERISTICS					
Delay (V <sub>CC</sub> = 30 V, I <sub>C</sub> = 750 mA, I <sub>B1</sub> = 15 mA)	t <sub>d</sub>	-	-	110	ns
Rise (V <sub>CC</sub> = 30 V, I <sub>C</sub> = 750 mA, I <sub>B1</sub> = 15 mA)	t <sub>r</sub>	-	-	130	ns
Storage ( $V_{CC} = 30 \text{ V}, I_C = 750 \text{ mA}, I_{B1} = 15 \text{ mA}$ )	t <sub>s</sub>	-	-	1400	ns
Fall ( $V_{CC} = 30 \text{ V}, I_C = 750 \text{ mA}, I_{B1} = 15 \text{ mA}$ )	t <sub>f</sub>	-	-	130	ns

<sup>3.</sup> Pulsed Condition: Pulse Width = 300  $\mu sec,$  Duty Cycle  $\leq 2\%.$ 




Figure 1. Collector Emitter Saturation Voltage vs. Collector Current

Figure 2. Collector Emitter Saturation Voltage vs. Collector Current




Figure 3. DC Current Gain vs. Collector Current

V<sub>CE</sub>, COLLECTOR-EMITTER VOLTAGE (V) V<sub>BE(on)</sub>, BASE EMITTER TURN-ON VOLTAGE (V) 1.0 V<sub>CE</sub> = 2.0 V 0.9 -55°C 0.8 0.7 0.6 0.5 150°C 0.4 0.3 0.2 0.1 0.001 0.1 0.01 10 I<sub>C</sub>, COLLECTOR CURRENT (A)

Figure 5. Base Emitter Turn-On Voltage vs.
Collector Current

Figure 4. Base Emitter Saturation Voltage vs.
Collector Current




Figure 6. Saturation Region






Figure 7. Input Capacitance

Figure 8. Output Capacitance







# **ChipFET™**

**DATE 19 MAY 2009** 

#### NOTES:


- DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982. CONTROLLING DIMENSION: MILLIMETER.
- MOLD GATE BURRS SHALL NOT EXCEED 0.13 MM PER SIDE. LEADFRAME TO MOLDED BODY OFFSET IN HORIZONTAL
- AND VERTICAL SHALL NOT EXCEED 0.08 MM.

  5. DIMENSIONS A AND B EXCLUSIVE OF MOLD GATE BURRS.
- NO MOLD FLASH ALLOWED ON THE TOP AND BOTTOM LEAD SURFACE.

	MILLIMETERS		INCHES			
DIM	MIN	NOM	MAX	MIN	NOM	MAX
Α	1.00	1.05	1.10	0.039	0.041	0.043
b	0.25	0.30	0.35	0.010	0.012	0.014
С	0.10	0.15	0.20	0.004	0.006	0.008
D	2.95	3.05	3.10	0.116	0.120	0.122
E	1.55	1.65	1.70	0.061	0.065	0.067
е	0.65 BSC		0.025 BSC			
e1		0.55 BSC			0.022 BSC	
L	0.28	0.35	0.42	0.011	0.014	0.017
HE	1.80	1.90	2.00	0.071	0.075	0.079
θ	5° NOM				5° NOM	

STYLE 1: PIN 1. DRAIN 2. DRAIN 3. DRAIN 4. GATE 5. SOURCE	STYLE 2: PIN 1. SOURCE 1 2. GATE 1 3. SOURCE 2 4. GATE 2 5. DRAIN 2	STYLE 3: PIN 1. ANODE 2. ANODE 3. SOURCE 4. GATE 5. DRAIN	STYLE 4: PIN 1. COLLECTOR 2. COLLECTOR 3. COLLECTOR 4. BASE 5. EMITTER	STYLE 5: PIN 1. ANODE 2. ANODE 3. DRAIN 4. DRAIN 5. SOURCE	STYLE 6: PIN 1. ANODE 2. DRAIN 3. DRAIN 4. GATE 5. SOURCE
6. DRAIN 7. DRAIN 8. DRAIN	5. DRAIN 2 6. DRAIN 2 7. DRAIN 1 8. DRAIN 1	6. DRAIN 7. CATHODE 8. CATHODE	6. COLLECTOR 7. COLLECTOR 8. COLLECTOR	6. GATE 7. CATHODE 8. CATHODE	6. DRAIN 7. DRAIN

## **SOLDERING FOOTPRINT**



## **GENERIC MARKING DIAGRAM\***



XXX = Specific Device Code

М = Month Code

= Pb-Free Package

(Note: Microdot may be in either location)

\*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot "•", may or may not be present. Some products may not follow the Generic Marking.


## **OPTIONAL SOLDERING FOOTPRINTS ON PAGE 2**

DOCUMENT NUMBER:	98AON03078D	Electronic versions are uncontrolled except when accessed directly from the Document Re Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.	
DESCRIPTION:	ChipFET		PAGE 1 OF 2

onsemi and ONSEMI are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves brisefin and of 160 m are trademarked so defined values of services and of the confined values and of the values of the confined values and of the values of the confined values and of the values of the special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

**DATE 19 MAY 2009** 

## **ADDITIONAL SOLDERING FOOTPRINTS\***



\*For additional information on our Pb-Free strategy and soldering details, please download the **onsemi** Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

DOCUMENT NUMBER:	98AON03078D	Electronic versions are uncontrolled except when accessed directly from the Document Repos Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.	
DESCRIPTION:	ChipFET		PAGE 2 OF 2

onsemi and ONSEMi are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

onsemi, ONSEMI, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at <a href="https://www.onsemi.com/site/pdf/Patent-Marking.pdf">www.onsemi.com/site/pdf/Patent-Marking.pdf</a>. Onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using **onsemi** products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by **onsemi**. "Typical" parameters which may be provided in **onsemi** data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. **onsemi** does not convey any license under any of its intellectual property rights nor the rights of others. **onsemi** products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use **onsemi** products for any such unintended or unauthorized application, Buyer shall indemnify and hold **onsemi** and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that **onsemi** was negligent regarding the design or manufacture of the part. **onsemi** is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

## ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

 $\textbf{Technical Library:} \ \underline{www.onsemi.com/design/resources/technical-documentation}$ 

onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support

For additional information, please contact your local Sales Representative at

www.onsemi.com/support/sales