

## TLE42664

Low Dropout Fixed Voltage Regulator

TLE42664G

## **Data Sheet**

Rev. 1.1, 2014-07-03

# **Automotive Power**



### Low Dropout Fixed Voltage Regulator

#### **TLE42664G**





### 1 Overview

#### **Features**

- Output Voltage 5 V ± 2 % up to Output Currents of 50 mA
- Output Voltage 5 V ± 3 % up to Output Currents 100 mA
- · Very Low Dropout Voltage
- Very Low Current Consumption: typ. 40 μA
- Enable Input
- · Output Current Limitation
- Reverse Polarity Protection
- Overtemperature Shutdown
- Wide Temperature Range From -40 °C up to 150 °C
- · Suitable for Use in Automotive Electronics
- Green Product (RoHS compliant)
- AEC Qualified



PG-SOT223-4

#### **Description**

The TLE42664 is a monolithic integrated low dropout fixed voltage regulator for load currents up to 100 mA. It is the 1-to-1 replacement product for the TLE4266-2. It is functional compatible to the TLE4266, but has a reduced quiescent current of typ. 40  $\mu$ A. The TLE42664 is especially designed for applications requiring very low standby currents, e.g. with a permanent connection to the car's battery. It can be disabled/enabled by the integrated EN pin. The device is available in the small surface mounted PG-SOT223-4 package and is pin compatible to the TLE4266-2 and the TLE4266. The device is designed for the harsh environment of automotive applications. Therefore it is protected against overload, short circuit and overtemperature conditions by the implemented output current limitation and the overtemperature shutdown circuit. The TLE42664 can be also used in all other applications requiring a stabilized 5 V voltage.

An input voltage up to 45 V is regulated to  $V_{\rm Q,nom}$  = 5 V with a precision of ±3 %. An accuracy of ±2 % is kept for load currents up to 50 mA. A logical "HIGH" at the ENABLE pin enables the device.

Туре	Package	Marking
TLE42664G	PG-SOT223-4	42664



**Block Diagram** 

## 2 Block Diagram




Figure 1 Block Diagram



**Pin Configuration** 

## 3 Pin Configuration

## 3.1 Pin Assignment PG-SOT223-4




Figure 2 Pin Configuration (top view)

## 3.2 Pin Definitions and Functions PG-SOT223-4

Pin No.	Symbol	Function
1	I	Input
		block to ground directly at the IC with a ceramic capacitor
2	EN	Enable Input
		high level enables the device;
		low level disables the device;
		integrated pull-down resistor
3	Q	Output
		block to ground with a capacitor close to the IC terminals, respecting the values given
		for its capacitance and ESR in "Functional Range" on Page 5
4 / Heat Slug	GND	Ground / Heat Slug
		internally connected to leadframe and GND;
		connect to GND and heatsink area



**General Product Characteristics** 

### 4 General Product Characteristics

## 4.1 Absolute Maximum Ratings

Table 1 Absolute Maximum Ratings<sup>1)</sup>

 $T_i$  = -40 °C to 150 °C; all voltages with respect to ground, (unless otherwise specified)

Parameter	Symbol		Value	s	Unit	Note / Test Condition	Number
		Min.	Тур.	Max.			
Input I, Enable EN	, , , , , , , , , , , , , , , , , , ,	<u> </u>			-		1
Voltage	$V_{I},V_{EN}$	-30	_	45	V	_	P_4.1.1
Output Q	, , , , , , , , , , , , , , , , , , ,	<u> </u>			-		1
Voltage	$V_{Q}$	-0.3	_	32	V	_	P_4.1.2
Temperature	, ,	*					
Junction temperature	$T_{\rm j}$	-40	_	150	°C	_	P_4.1.3
Storage temperature	$T_{ m stg}$	-50	_	150	°C	_	P_4.1.4
ESD Susceptibility	1 5	<u> </u>			-		1
ESD Absorption	$V_{ESD,HBM}$	-3	_	3	kV	Human Body Model (HBM) <sup>2)</sup>	P_4.1.5
ESD Absorption	$V_{ESD,CDM}$	-1500	_	1500	V	Charge Device Model (CDM) <sup>3)</sup> at all pins	P_4.1.6

<sup>1)</sup> not subject to production test, specified by design

#### **Notes**

- 1. Stresses above the ones listed here may cause permanent damage to the device. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.
- 2. Integrated protection functions are designed to prevent IC destruction under fault conditions described in the data sheet. Fault conditions are considered as "outside" normal operating range. Protection functions are not designed for continuous repetitive operation.

## 4.2 Functional Range

Table 2 Functional Range

Parameter	Symbol	Values			Unit	Note / Test Condition	Number
		Min.	Тур.	Max.			
Input voltage	$V_1$	5.5	_	40	V		P_4.2.1
Output Capacitor's Requirements for Stability	$C_{Q}$	10	_	_	μF	-	P_4.2.2

<sup>2)</sup> ESD susceptibility Human Body Model "HBM" according to AEC-Q100-002 - JESD22-A114

<sup>3)</sup> ESD susceptibility Charged Device Model "CDM" according to ESDA STM5.3.1



#### **General Product Characteristics**

Table 2 Functional Range (cont'd)

Parameter	Symbol	Values			Unit	Note / Test Condition	Number
		Min.	Тур.	Max.			
Output Capacitor's Requirements for Stability	$ESR(C_{Q})$	-	_	2	Ω	1)	P_4.2.3
Junction temperature	$T_{\rm j}$	-40	_	150	°C	_	P_4.2.4

<sup>1)</sup> relevant ESR value at f = 10 kHz

Note: Within the functional or operating range, the IC operates as described in the circuit description. The electrical characteristics are specified within the conditions given in the Electrical Characteristics table.

### 4.3 Thermal Resistance

Note: This thermal data was generated in accordance with JEDEC JESD51 standards. For more information, go to www.jedec.org.

Table 3 Thermal Resistance

Parameter	Symbol		Values			Note / Test Condition	Number
		Min.	Тур.	Max.			
TLE42664G (PG-SOT223	-4)		-	-		1	
Junction to Case <sup>1)</sup>	$R_{thJC}$	_	17	_	K/W	measured to heat slug	P_4.3.1
Junction to Ambient <sup>1)</sup>	$R_{thJA}$	_	54	_	K/W	FR4 2s2p board <sup>2)</sup>	P_4.3.2
Junction to Ambient <sup>1)</sup>	$R_{thJA}$	_	139	_	K/W	FR4 1s0p board, footprint only <sup>3)</sup>	P_4.3.3
Junction to Ambient <sup>1)</sup>	$R_{thJA}$	_	73	_	K/W	FR4 1s0p board, 300 mm² heatsink area <sup>3)</sup>	P_4.3.4
Junction to Ambient <sup>1)</sup>	$R_{thJA}$	_	64	_	K/W	FR4 1s0p board, 600 mm² heatsink area <sup>3)</sup>	P_4.3.5

<sup>1)</sup> Not subject to production test, specified by design.

<sup>2)</sup> Specified R<sub>thJA</sub> value is according to Jedec JESD51-2,-5,-7 at natural convection on FR4 2s2p board; The Product (Chip+Package) was simulated on a 76.2 x 114.3 x 1.5 mm³ board with 2 inner copper layers (2 x 70μm Cu, 2 x 35μm Cu). Where applicable a thermal via array under the exposed pad contacted the first inner copper layer.

<sup>3)</sup> Specified  $R_{\text{thJA}}$  value is according to Jedec JESD 51-3 at natural convection on FR4 1s0p board; The Product (Chip+Package) was simulated on a 76.2 × 114.3 × 1.5 mm<sup>3</sup> board with 1 copper layer (1 x 70 $\mu$ m Cu).



**Electrical Characteristics** 

## 5 Electrical Characteristics

## 5.1 Electrical Characteristics Voltage Regulator

Table 4 Electrical Characteristics

 $V_{\rm I}$  = 13.5 V;  $T_{\rm j}$  = -40 °C to 150 °C; all voltages with respect to ground (unless otherwise specified)

Parameter	Symbol	l Values			Unit	<b>Note / Test Condition</b>	Number
		Min.	Тур.	Max.	1		
Output Q							1
Output Voltage	$V_{Q}$	4.9	5.0	5.1	V	$5 \text{ mA} < I_{\text{Q}} < 50 \text{ mA}$ $6 \text{ V} < V_{\text{I}} < 16 \text{ V}$	P_5.1.1
Output Voltage	$V_{Q}$	4.85	5.0	5.15	V	$5 \text{ mA} < I_{\text{Q}} < 100 \text{ mA}$ $6 \text{ V} < V_{\text{I}} < 21 \text{ V}$	P_5.1.2
Output Voltage At Low Output Currents	$V_{Q}$	4.80	5.0	5.20	V	100 $\mu$ A < $I_Q$ <5 mA 6 V < $V_I$ < 21 V	P_5.1.3
Dropout Voltage	$V_{dr}$	_	250	500	mV	$I_{\rm Q}$ = 100 mA $V_{\rm dr} = V_{\rm I} - V_{\rm Q}^{-1}$	P_5.1.4
Load Regulation	$\Delta V_{ m Q,  lo}$	_	50	90	mV	$I_{\rm Q}$ = 1 mA to 100 mA $V_{\rm I}$ = 13.5 V	P_5.1.5
Line Regulation	$\Delta V_{Q,li}$	_	5	30	mV	$V_{\rm I}$ = 6 V to 28 V $I_{\rm Q}$ = 1 mA	P_5.1.6
Output Current Limitation	$I_{Q}$	150	200	500	mA	1)	P_5.1.7
Power Supply Ripple Rejection <sup>2)</sup>	PSRR	_	68	_	dB	$f_{\rm r}$ = 100 Hz; $V_{\rm r}$ = 0.5 Vpp	P_5.1.8
Overtemperature Shutdown Threshold	$T_{j,sd}$	151	_	200	°C	$T_{\rm j}$ increasing	P_5.1.9
Overtemperature Shutdown Threshold Hysteresis	$T_{ m j,sdh}$	_	25	-	°C	$T_{\rm j}$ decreasing	P_5.1.10
<b>Current Consumption</b>	II.						1
Current Consumption Device Disabled	$I_{q,OFF}$	_	0	1	μΑ	$V_{\rm EN}$ = 0 V; $T_{\rm j}$ < 100 °C	P_5.1.11
Quiescent Current $I_{q} = I_{l} - I_{Q}$	$I_{q}$	_	40	60	μΑ	$I_{\rm Q}$ = 100 $\mu$ A, $T_{\rm j}$ < 85 °C	P_5.1.12
Quiescent Current $I_{q} = I_{l} - I_{Q}$	$I_{q}$	_	40	70	μA	I <sub>Q</sub> = 100 μA	P_5.1.13
Current Consumption $I_q = I_1 - I_Q$	$I_{q}$	_	1.7	4	mA	I <sub>Q</sub> = 50 mA	P_5.1.14
Enable Input							
High Level Input Voltage	$V_{EN,ON}$	3.5	_	_	V	_	P_5.1.15
Low Level Input Voltage	$V_{EN,OFF}$	_	_	0.8	٧	_	P_5.1.16
Enable Input Current	$I_{EN,ON}$	_	4	8	μA	V <sub>EN</sub> = 5 V	P_5.1.17
Pull-down Resistor	$R_{EN}$	_	1.0	_	ΜΩ	_	P_5.1.18

<sup>1)</sup> Measured when the output voltage  $V_{\rm Q}$  has dropped 100 mV from the nominal value obtained at  $V_{\rm I}$  = 13.5 V.


<sup>2)</sup> not subject to production test, specified by design




**Electrical Characteristics** 

## 5.2 Typical Performance Characteristics Voltage Regulator


# Current Consumption $I_{\rm q}$ versus Output Current $I_{\rm Q}$




# Output Voltage Variation $\Delta V_{\rm Q}$ versus Junction Temperature $T_{\rm J}$



# Current Consumption $I_{\rm q}$ versus Low Output Current $I_{\rm O}$




## 






#### **Electrical Characteristics**


## Output Voltage $V_{\rm Q}$ versus Input Voltage $V_{\rm I}$




# Region Of Stability: Output Capacitor's ESR $ESR(C_{\mathbf{Q}})$ versus Output Current $I_{\mathbf{Q}}$



## Maximum Output Current $I_{\mathsf{Q}}$ versus Input Voltage $V_{\mathsf{I}}$



Enable Input Current  $I_{\rm EN}$  versus Enable Input Voltage  $V_{\rm EN}$ 





**Application Information** 

## 6 Application Information

Note: The following information is given as a hint for the implementation of the device only and shall not be regarded as a description or warranty of a certain functionality, condition or quality of the device.

### 6.1 Application Diagram




Figure 3 Application Diagram

### 6.2 Selection of External Components

### 6.2.1 Input Pin

The typical input circuitry for a linear voltage regulator is shown in the application diagram above.

A ceramic capacitor at the input, in the range of 100 nF to 470 nF, is recommended to filter out the high frequency disturbances imposed by the line e.g. ISO pulses 3a/b. This capacitor must be placed very close to the input pin of the linear voltage regulator on the PCB.

An aluminum electrolytic capacitor in the range of 10  $\mu$ F to 470  $\mu$ F is recommended as an input buffer to smooth out high energy pulses, such as ISO pulse 2a. This capacitor should be placed close to the input pin of the linear voltage regulator on the PCB.

An overvoltage suppressor diode can be used to further suppress any high voltage beyond the maximum rating of the linear voltage regulator and protect the device against any damage due to over-voltage.

The external components at the input are not mandatory for the operation of the voltage regulator, but they are recommended in case of possible external disturbances.

#### 6.2.2 Output Pin

An output capacitor is mandatory for the stability of linear voltage regulators.

The requirement to the output capacitor is given in "Functional Range" on Page 5. The graph "Region Of Stability: Output Capacitor's ESR  $ESR(C_Q)$  versus Output Current  $I_Q$ " on Page 9 shows the stable operation range of the device.



#### **Application Information**

TLE42664 is designed to be stable with extremely low ESR capacitors. According to the automotive environment, ceramic capacitors with X5R or X7R dielectrics are recommended.

The output capacitor should be placed as close as possible to the regulator's output and GND pins and on the same side of the PCB as the regulator itself.

In case of rapid transients of input voltage or load current, the capacitance should be dimensioned in accordance and verified in the real application that the output stability requirements are fulfilled.

### 6.3 Thermal Considerations

Knowing the input voltage, the output voltage and the load profile of the application, the total power dissipation can be calculated:

$$P_{D} = (V_{I} - V_{Q}) \times I_{Q} + V_{I} \times I_{q}$$

$$(1)$$

with

- $P_{\mathrm{D}}$ : continuous power dissipation
- $V_{\rm I}$ : input voltage
- $V_{\rm O}$ : output voltage
- I<sub>O</sub>: output current
- $I_{\rm g}$ : quiescent current

The maximum acceptable thermal resistance  $R_{\mathrm{thJA}}$  can then be calculated:

$$R_{thJA, max} = \frac{T_{j, max} - T_a}{P_D}$$
 (2)

with

- $T_{\rm i.max}$ : maximum allowed junction temperature
- T<sub>a</sub>: ambient temperature

Based on the above calculation the proper PCB type and the necessary heat sink area can be determined with reference to the specification in "Thermal Resistance" on Page 6.

#### **Example**

Application conditions:

$$V_1 = 13.5 \text{ V}$$

$$V_{\rm O}$$
 = 5 V

$$I_{\rm O}$$
 = 50 mA

$$T_{\rm a}$$
 = 105 °C

Calculation of  $R_{\rm thJA,max}$ :

$$P_{\rm D}$$
 =  $(V_{\rm I} - V_{\rm Q}) \cdot I_{\rm Q} + V_{\rm I} \cdot I_{\rm Q}$   
=  $(13.5 \, {\rm V} - 5 \, {\rm V}) \cdot 50 \, {\rm mA} + 13.5 \, {\rm V} \cdot 4 \, {\rm mA}$   
=  $0.425 \, {\rm W} + 0.054 \, {\rm W}$   
=  $0.479 \, {\rm W}$ 



**Application Information** 

$$R_{\text{thJA,max}} = (T_{\text{j,max}} - T_{\text{a}}) / P_{\text{D}}$$
  
= (150 °C - 105 °C) / 0.479 W  
= 93.9 K/W

As a result, the PCB design must ensure a thermal resistance  $R_{\rm thJA}$  lower than 93.9 K/W. By considering TLE42664G (PG-SOT223-4 package) and according to "Thermal Resistance" on Page 6, at least 300 mm² heatsink area is needed on the FR4 1s0p PCB, or the FR4 2s2p board can be used.

## 6.4 Reverse Polarity Protection

TLE42664 is self protected against reverse polarity faults and allows negative supply voltage. External reverse polarity diode is not needed. However, the absolute maximum ratings of the device as specified in "Absolute Maximum Ratings" on Page 5 must be kept.

The reverse voltage causes several small currents to flow into the IC hence increasing its junction temperature. As the thermal shut down circuitry does not work in the reverse polarity condition, designers have to consider this in their thermal design.

**Package Outlines** 

## 7 Package Outlines




Figure 4 PG-SOT223-4

### **Green Product (RoHS compliant)**

To meet the world-wide customer requirements for environmentally friendly products and to be compliant with government regulations the device is available as a green product. Green products are RoHS-Compliant (i.e Pb-free finish on leads and suitable for Pb-free soldering according to IPC/JEDEC J-STD-020).



**Revision History** 

## 8 Revision History

Revision	Date	Changes
1.0	2009-06-26	initial version data sheet
1.01	2009-09-30	updated version data sheet; typing error corrected in <b>Table 1 "Absolute Maximum Ratings" on Page 5</b> : In <b>Voltage</b> min. value corrected from "-42V" to "-30V"
1.1	2014-07-03	Application information added

Edition 2014-07-03

Published by Infineon Technologies AG 81726 Munich, Germany © 2014 Infineon Technologies AG All Rights Reserved.

#### **Legal Disclaimer**

The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics. With respect to any examples or hints given herein, any typical values stated herein and/or any information regarding the application of the device, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation, warranties of non-infringement of intellectual property rights of any third party.

#### Information

For further information on technology, delivery terms and conditions and prices, please contact the nearest Infineon Technologies Office (www.infineon.com).

#### **Warnings**

Due to technical requirements, components may contain dangerous substances. For information on the types in question, please contact the nearest Infineon Technologies Office.

Infineon Technologies components may be used in life-support devices or systems only with the express written approval of Infineon Technologies, if a failure of such components can reasonably be expected to cause the failure of that life-support device or system or to affect the safety or effectiveness of that device or system. Life support devices or systems are intended to be implanted in the human body or to support and/or maintain and sustain and/or protect human life. If they fail, it is reasonable to assume that the health of the user or other persons may be endangered.