S-8333 Series

STEP-UP, FOR LCD BIAS SUPPLY, 1-CHANNEL, PWM CONTROL SWITCHING REGULATOR CONTROLLER

www.ablic.com

© ABLIC Inc., 2004-2015

Rev.4.2_02

The S-8333 Series is a CMOS step-up switching regulator which mainly consists of a reference voltage circuit, an oscillator, an error amplifier, a PWM controller, an under voltage lockout circuit (UVLO), and a timer latch short-circuit protection circuit. Because its minimum operating voltage is as low as 1.8 V, this switching regulator is ideal for the power supply of an LCD or for portable systems that operate on a low voltage. The internal oscillation frequency can be set up to 1.08 MHz, via the resistor connected to the ROSC pin.

The maximum duty ratio of PWM control can be controlled by the resistor connected to the RDuty pin. The soft-start function at power application is accomplished by combining the reference voltage control and maximum duty control methods. Even if the voltage of the FB pin is retained lower than the reference voltage due to the factor outside the IC, the output voltage is raised by controlling the maximum duty. The phase compensation and gain value can be adjusted according to the values of the resistor and capacitor connected to the CC pin. Therefore, the operation stability and transient response can be correctly set for each application. The reference voltage accuracy is as high as 1.0 V ±1.5%, and any voltage can be output by using an external output voltage setting resistor.

In addition, the delay time of the short-circuit protection circuit can be set by using the capacitor connected to the CSP pin. If the maximum duty condition continues because of short-circuiting, the capacitor externally connected to the CSP pin is charged, and oscillation stops after a specific time. The short-circuit protection function is cancelled when the power supply is raised to the UVLO release voltage after it has been lowered to the UVLO detection voltage. A ceramic capacitor or a tantalum capacitor is used as the output capacitor, depending on the setting. This controller IC allows various settings and selections and employs a small package, making it very easy to use.

■ Features

- Low voltage operation: 1.8 V to 6.0 V
- Oscillation frequency: 280 kHz to 1.08 MHz (selectable by external resistor)
- Maximum duty: Settable up to 88.5% by external resistor
  47 to 88.5% (oscillation frequency; 500 kHz or more)
  47 to 80% (oscillation frequency; less than 500 kHz)
- Reference voltage: 1.0 V ±1.5%
- Range of operation temperature: −40 to +85°C
- UVLO (under-voltage lockout) function:
  Detection voltage can be selected from between 1.5 V and 2.3 V in 0.1 V step.
  Hysteresis width can be selected from between 0.1 V and 0.3 V in 0.1 V step.
- Timer latch short-circuit protection circuit:
  Delay time can be set using an external capacitor.
- Soft-start function: Soft-start time can be selected in three steps, 10 ms, 15 ms, and 20 ms.
  Both reference voltage control and maximum duty control methods are applied
- Phase compensation external setting:
  Control is possible via the resistor connected between the CC and GND pins and capacitor
- Lead-free, Sn 100%, halogen-free[*1]

***1.** Refer to "■ **Product Name Structure**" for details.

■ Applications

- Power supplies for LCDs and CCDs
- Power supplies for portable equipment

■ Packages

- SNT-8A
- 8-Pin TSSOP

Downloaded from Arrow.com.

■ Block Diagram




Figure 1 Block Diagram

Downloaded from Arrow.com.

■ Product Name Structure

1. Product name

(1) SNT-8A


S-8333 C x x x - I8T1 U

- Environmental code
  - U: Lead-free (Sn 100%), halogen-free
- Package abbreviation and packing specifications*1
  - I8T1: SNT-8A, tape product
- Soft-start time setting
  - A: 10 ms
  - B: 15 ms
  - C: 20 ms
- UVLO setting
  - A: 2.3 V
  - B: 2.2 V
  - C: 2.1 V
  - D: 2.0 V
  - E: 1.9 V
  - F: 1.8 V
  - G: 1.7 V
  - H: 1.6 V
  - I: 1.5 V
- UVLO hysteresis setting
  - A: 0.1 V
  - B: 0.2 V
  - C: 0.3 V

***1.** Refer to the tape drawing.

Downloaded from Arrow.com.

(2) 8-Pin TSSOP



***1.** Refer to the tape drawing.

2. Packages

Package Name	Drawing Code			
	Package	Tape	Reel	Land
SNT-8A	PH008-A-P-SD	PH008-A-C-SD	PH008-A-R-SD	PH008-A-L-SD
8-Pin TSSOP	FT008-A-P-SD	FT008-E-C-SD	FT008-E-R-SD	—

Downloaded from Arrow.com.

■ Pin Configurations

1. SNT-8A

Top view




Figure 2

Table 1

Pin No.	Symbol	Description
1	CC	Error amplifier circuit output phase compensation pin
2	FB	Output voltage feedback pin
3	CSP	Short-circuit protection delay time setting pin
4	VIN	Power supply input pin
5	EXT	External transistor connection pin
6	VSS	GND pin
7	ROSC	Oscillation frequency setting resistor connection pin
8	RDuty	Maximum duty setting resistor connection pin

2. 8-Pin TSSOP

Top view




Figure 3

Table 2

Pin No.	Symbol	Description
1	CC	Error amplifier circuit output phase compensation pin
2	FB	Output voltage feedback pin
3	CSP	Short-circuit protection delay time setting pin
4	VIN	Power supply input pin
5	EXT	External transistor connection pin
6	VSS	GND pin
7	ROSC	Oscillation frequency setting resistor connection pin
8	RDuty	Maximum duty setting resistor connection pin

Downloaded from Arrow.com.

■ Absolute Maximum Ratings

Table 3 Absolute Maximum Ratings

(Unless otherwise specified: Ta = 25°C, V_{SS} = 0 V)

Parameter		Symbol	Ratings	Unit
VIN pin voltage		V_{IN}	V_{SS} − 0.3 to V_{SS} + 6.5	V
FB pin voltage		V_{FB}	V_{SS} − 0.3 to V_{SS} + 6.5	V
EXT pin voltage		V_{EXT}	V_{SS} − 0.3 to V_{IN} + 0.3	V
CSP pin voltage		V_{CSP}	V_{SS} − 0.3 to V_{IN} + 0.3	V
CC pin voltage		V_{CC}	V_{SS} − 0.3 to V_{IN} + 0.3	V
CC pin current		I_{CC}	±10	mA
ROSC pin voltage		V_{ROSC}	V_{SS} − 0.3 to V_{IN} + 0.3	V
ROSC pin current		I_{ROSC}	±10	mA
RDuty pin voltage		V_{RDuty}	V_{SS} − 0.3 to V_{IN} + 0.3	V
RDuty pin current		I_{RDuty}	±10	mA
Power dissipation	SNT-8A	P_D	450[*1]	mW
	8-Pin TSSOP		300 (When not mounted on board)	mW
			700[*1]	mW
Operating ambient temperature		T_{opr}	−40 to +85	°C
Storage temperature		T_{stg}	−40 to +125	°C

***1.** When mounted on board

[Mounted board]

(1) Board size: 114.3 mm × 76.2 mm × t1.6 mm

(2) Name: JEDEC STANDARD51-7

Caution The absolute maximum ratings are rated values exceeding which the product could suffer physical damage. These values must therefore not be exceeded under any conditions.




Figure 4 Power Dissipation of Package (When mounted on board)

Downloaded from Arrow.com.

■ Electrical Characteristics

Table 4 Electrical Characteristics

(Unless otherwise specified: V_{IN} = 3.3 V, Ta = 25°C)

Parameter	Symbol	Conditions	Min.	Typ.	Max.	Unit	Test Circuit
Operating input voltage	V_{IN}	—	1.8	—	6.0	V	2
FB voltage	V_{FB}	—	0.985	1.000	1.015	V	2
Current consumption	I_{SS1}	f_{osc} = 650 kHz V_{FB} = 0.95 V	—	450	700	μA	1
EXT pin output current	I_{EXTH}	$V_{EXT} = V_{IN} - 0.4$ V	—	−100	−60	mA	1
	I_{EXTL}	V_{EXT} = 0.4 V	100	160	—	mA	1
FB voltage temperature coefficient	$\frac{\Delta V_{FB}}{\Delta Ta}$	Ta = −40 to +85°C	—	±100	—	ppm/°C	2
FB pin input current	I_{FB}	—	−0.1	—	+0.1	μA	1
Oscillation frequency*1	f_{osc}	When f_{osc} = 1080 kHz is set (R_{OSC} = 120 kΩ) When f_{osc} = 650 kHz is set (R_{OSC} = 200 kΩ) When f_{osc} = 280 kHz is set (R_{OSC} = 470 kΩ) V_{FB} = 0.9 V Waveform on EXT pin is measured.	f_{osc} × 0.9	f_{osc}	f_{osc} × 1.1	kHz	1
Oscillation frequency temperature coefficient	$\frac{\Delta f_{osc}}{\Delta Ta}$	Ta = −40 to +85°C f_{osc} = 650 kHz	—	1000	—	ppm/°C	1
Max. duty*2	MaxDuty	f_{osc} = 1080 kHz (R_{OSC} = 120 kΩ) MaxDuty = 88.5% (R_{Duty} = 62 kΩ) MaxDuty = 73% (R_{Duty} = 180 kΩ) MaxDuty = 47% (R_{Duty} = 390 kΩ)	MaxDuty − 5	MaxDuty	MaxDuty + 5	%	1
		f_{osc} = 650 kHz (R_{OSC} = 200 kΩ) MaxDuty = 88.5% (R_{Duty} = 100 kΩ)					
Soft-start time	t_{SS}	t_{SS} = 10 ms, 15 ms, 20 ms Selected in three steps	t_{SS} × 0.75	t_{SS}	t_{SS} × 1.5	ms	1
Short-circuit protection delay time*3	t_{PRO}	t_{PRO} = 50 ms (CSP = 0.1 μF)	37.5	50	75	ms	1
UVLO detection voltage	V_{UVLO}	V_{UVLO} = 1.5 V to 2.3 V Selected in 0.1 V steps	V_{UVLO} × 0.95	V_{UVLO}	V_{UVLO} × 1.05	V	1
UVLO hysteresis width	$V_{UVLOHYS}$	$V_{UVLOHYS}$ = 0.1 V to 0.3 V Selected in 0.1 V steps	$V_{UVLOHYS}$ × 0.6	$V_{UVLOHYS}$	$V_{UVLOHYS}$ × 1.4	V	1
CC pin output current	I_{CCH}	V_{FB} = 2 V	−60	−45	−34.5	μA	1
	I_{CCL}	V_{FB} = 0 V	34.5	45	60	μA	1
Timer latch reset voltage	V_{RTLT1}	Within short-circuit protection delay time	0.7	1.0	1.3	V	1
	V_{RTLT2}	After short-circuit protection circuit operated	V_{UVLO} × 0.95	V_{UVLO}	V_{UVLO} × 1.05	V	1

***1.** The recommended range of the resistance (R_{osc}) for oscillation frequency is R_{osc} = 120 kΩ to 470 kΩ (f_{OSC} = 280 kHz to 1.08 MHz). This range of oscillation frequency is the typical value when an ideal resistor is connected externally. In actual use, it is necessary to take account the dispersion of an IC (±10%) into this value.

***2.** Set max. duty; Between 47 and 88.5 % (R_{Duty}/R_{OSC} = 0.5 to 3.2); the oscillation frequency is 500 kHz or more
Between 47 and 80 % (R_{Duty}/R_{OSC} = 1.0 to 3.2); the oscillation frequency is less than 500 kHz
This range of max. duty is the typical value when an ideal resistor is connected externally. In actual use, it is necessary to take account the dispersion of an IC (±5%) into this value.

***3.** The short-circuit protection time can be set by the external capacitor. Although the maximum set value by the external capacitor is unlimited under the ideal condition, set C_{SP} = approx. 0.47 μF as a target maximum value due to discharge time of the capacitor.

Downloaded from Arrow.com.

■ External Parts When Measuring Electrical Characteristics

Table 5 External Parts

Element Name	Symbol	Manufacturer	Part Number
Inductor	L	TDK Corporation	LDR655312T 10 μH
Diode	SD	Rohm Co., Ltd.	RB491D
Output capacitor	CL	—	Ceramic 10 μF
Transistor	M1	Sanyo Electric Co., Ltd.	MCH3406
Oscillation frequency setting resistor	ROSC	—	200 kΩ (when f_{OSC} = 650 kHz)
Maximum duty ratio setting resistor	RDuty	—	300 kΩ (when MaxDuty = 73%)
Short-circuit protection delay time setting capacitor	CSP	—	0.1 μF (when t_{PRO} = 50 ms)
Output voltage setting resistor 1	RFB1	—	8.2 kΩ (when V_{OUT} = 9.2 V)
Output voltage setting resistor 2	RFB2	—	1.0 kΩ (when V_{OUT} = 9.2 V)
FB pin capacitor	CFB	—	180 pF
Phase compensation resistor	RZ	—	200 kΩ
Phase compensation capacitor	CZ	—	0.01 μF

Downloaded from Arrow.com.

■ Measurement Circuits

1.




Figure 5

2.




Figure 6

Downloaded from Arrow.com.

■ Operation

1. Switching control method

1. 1 PWM control

The S-8333 Series is a DC-DC converter using a pulse width modulation method (PWM).
The pulse width of the S-8333 Series varies from 0% to the maximum duty set by RDuty depending on the load current, but its switching frequency does not change. Consequently, the ripple voltage generated from switching can be removed easily via a filter.

2. Soft-start function

For this IC, the built-in soft-start circuit controls the rush current and overshoot of the output voltage when powering on. Reference voltage adjustment and maximum duty control methods are adopted as the soft-start methods. The following describes the soft-start function at power application.
In the circuit where the input voltage is not directly output at shutdown by inserting a switch (SW) between the diode (SD) and V_{OUT} output, the V_{OUT} voltage when the V_{IN} voltage is applied with the SW OFF stays 0 V. Therefore, the voltage of the FB pin stays 0 V and the EXT output is in the step up status between the "H" and "L" levels due to the maximum duty. The maximum duty at this time is approximately 7% and the rush current at power application is controlled. The maximum duty soft start is accomplished by gradually increasing the duty width up to the maximum duty set by the external resistor RDuty (refer to **Figure 8**).
The reference voltage of the error amplifier input also gradually increases from 0 V at the same time as the maximum duty soft start. The increasing of the output voltage is controlled by turning the SW ON. The soft-start function is realized by controlling the voltage of the FB pin so that it is the same potential as the reference voltage that is slowly raised. A Rail-to-Rail amplifier is adopted as the error amplifier, which means that the voltage is loop controlled so that it can be the same as the reference voltage.
Once the reference voltage rises, the voltage cannot be reset (the reference voltage is 0 V) unless making the power supply voltage lower than the UVLO detection voltage. Conversely, when the power supply voltage rises up to the reset voltage after it is lowered to the UVLO detection voltage or lower, the output voltage is stepped up by the soft-start function.




Figure 7

Downloaded from Arrow.com.

(V_{IN} = 0 V→3.3 V, V_{OUT} = 9.2 V, R_{FB1} = 8.2 kΩ, R_{FB2} = 1.0 kΩ)




Figure 8

Downloaded from Arrow.com.

3. Timer latch short-circuit protection function

This IC has a timer latch short-circuit protection circuit that stops the switching operation when the output voltage drops for a specific time due to output short-circuiting. A capacitor (CSP) that is used to set the delay time of this short-circuit protection circuit can be connected to the CSP pin.

This IC operates at the maximum duty ratio if the output voltage drops due to output short-circuiting. At the maximum duty ratio, constant-current charging of CSP starts. If this status lasts for a short-circuit protection delay time and the CSP pin voltage rises above the reference voltage, the latch mode is set. Note that the latch mode is different from the shutdown status in that the switching operation is stopped but the internal circuitry operates normally.

To reset the latch operation to protect the IC from short-circuiting, lower V_{IN} than the UVLO detection voltage.

The latch mode within the short-circuit protection delay time is reset by decreasing V_{IN} to 1.0 V (Typ.) or lower. Note that the mode is not reset even if the V_{IN} is lowered to the UVLO detection voltage (refer to **Figure 9**).




Figure 9

4. UVLO function

This IC includes a UVLO (under-voltage lockout) circuit to prevent the IC from malfunctioning due to a transient status when power is applied or a momentary drop of the power supply voltage. When UVLO is in the detection state, switching is stopped and the external FET is held in the off status. Once UVLO enters the detection state, the soft-start function is reset.

Note that the other internal circuits operate normally and that the status is different from the power-off status.

Downloaded from Arrow.com.

5. Error amplifier

The error amplifier outputs the PWM control signal so that the voltage of the FB pin is held at a specific value (1 V). By connecting a resistor (RZ) and capacitor (CZ) to the output pin (CC pin) of the error amplifier in series, an optional loop gain can be set, enabling stabilized phase compensation.

6. Operation

The following are basic equations [(1) through (7)] of the step-up switching regulator (refer to **Figure 10**).




Figure 10 Step-up Switching Regulator Circuit for Basic Equations

Voltage at the CONT pin at the moment M1 is turned ON (current I_L flowing through L is zero), V_A:

$$V_A = V_S^{*1} \quad \cdots\cdots (1)$$

***1.** V_S: Non-saturated voltage of M1

Change in I_L over time:

$$\frac{dI_L}{dt} = \frac{V_L}{L} = \frac{V_{IN} - V_S}{L} \quad \cdots\cdots (2)$$

Integration of the above equation:

$$I_L = \left(\frac{V_{IN} - V_S}{L} \right) \times t \quad \cdots\cdots (3)$$

I_L flows while M1 is ON (t_{on}). This time is determined by the oscillation frequency of OSC.

Peak current (I_{PK}) after t_{ON}:

$$I_{PK} = \left(\frac{V_{IN} - V_S}{L} \right) \times t_{ON} \quad \cdots\cdots (4)$$

The energy stored in L is represented by $\frac{1}{2} \times L \, (I_{PK})^2$.

When M1 is turned OFF (t_{OFF}), the energy stored in L is released via a diode, generating a reverse voltage (V_L). V_L:

$$V_L = \left(V_{OUT} + V_D^{*2} \right) - V_{IN} \quad \cdots\cdots (5)$$

***2.** V_D: Diode forward voltage

The voltage on the CONT pin rises only by $V_{OUT} + V_D$.

Downloaded from Arrow.com.

Change in current (I_L) flowing through the diode into V_{OUT} during t_{OFF}:

$$\frac{dI_L}{dt} = \frac{V_L}{L} = \frac{V_{OUT} + V_D - V_{IN}}{L} \quad \cdots\cdots (6)$$

Integration of the above equation is as follows:

$$I_L = I_{PK} - \left(\frac{V_{OUT} + V_D - V_{IN}}{L} \right) \times t \quad \cdots\cdots (7)$$

During t_{ON}, energy is stored in L and is not transmitted to V_{OUT}. When receiving output current (I_{OUT}) from V_{OUT}, the energy of the capacitor (C_L) is used. As a result, the pin voltage of C_L is reduced, and goes to the lowest level after M1 is turned ON (t_{ON}). When M1 is turned OFF, the energy stored in L is transmitted via the diode to C_L, and the pin voltage of C_L rises drastically. Because V_{OUT} is a time function indicating the maximum value (ripple voltage: V_{p-p}) when the current flowing through the diode into V_{OUT} and the load current I_{OUT} match.

Next, this ripple voltage is determined as follows.
I_{OUT} vs t_1 (time) from after t_{ON}, when V_{OUT} reaches the maximum level:

$$I_{OUT} = I_{PK} - \left(\frac{V_{OUT} + V_D - V_{IN}}{L} \right) \times t_1 \quad \cdots\cdots (8)$$

$$\therefore t_1 = (I_{PK} - I_{OUT}) \times \left(\frac{L}{V_{OUT} + V_D - V_{IN}} \right) \quad \cdots\cdots (9)$$

When t_{OFF}, I_L = 0 (when the energy of the inductor is completely transmitted):
Based on equation (7),

$$\left(\frac{L}{V_{OUT} + V_D - V_{IN}} \right) = \frac{t_{OFF}}{I_{PK}} \quad \cdots\cdots (10)$$

When substituting equation (10) for equation (9):

$$t_1 = t_{OFF} - \left(\frac{I_{OUT}}{I_{PK}} \right) \times t_{OFF} \quad \cdots\cdots (11)$$

Electrical charge ΔQ_1 which is charged in C_L during t_1:

$$\Delta Q_1 = \int_0^{t_1} I_L dt = I_{PK} \times \int_0^{t_1} dt - \frac{V_{OUT} + V_D - V_{IN}}{L} \times \int_0^{t_1} t dt = I_{PK} \times t_1 - \frac{V_{OUT} + V_D - V_{IN}}{L} \times \frac{1}{2} t_1^2 \quad \cdots\cdots (12)$$

When substituting equation (12) for equation (9):

$$\Delta Q_1 = I_{PK} - \frac{1}{2}(I_{PK} - I_{OUT}) \times t_1 = \frac{I_{PK} + I_{OUT}}{2} \times t_1 \quad \cdots\cdots (13)$$

A rise voltage (V_{p-p}) due to ΔQ_1:

$$V_{P-P} = \frac{\Delta Q_1}{C_L} = \frac{1}{C_L} \times \left(\frac{I_{PK} + I_{OUT}}{2} \right) \times t_1 \quad \cdots\cdots (14)$$

When taking into consideration I_{OUT} consumed during t_1 and ESR*1 (R_{ESR}) of C_L:

$$V_{P-P} = \frac{\Delta Q_1}{C_L} = \frac{1}{C_L} \times \left(\frac{I_{PK} + I_{OUT}}{2} \right) \times t_1 + \left(\frac{I_{PK} + I_{OUT}}{2} \right) \times R_{ESR} - \frac{I_{OUT} \times t_1}{C_L} \quad \cdots\cdots (15)$$

***1.** Equivalent Series Resistance

When substituting equation (11) for equation (15):

$$V_{P-P} = \frac{(I_{PK} - I_{OUT})^2}{2 I_{PK}} \times \frac{t_{OFF}}{C_L} + \left(\frac{I_{PK} + I_{OUT}}{2} \right) \times R_{ESR} \quad \cdots\cdots (16)$$

Therefore to reduce the ripple voltage, it is important that the capacitor connected to the output pin has a large capacity and a small ESR.

Downloaded from Arrow.com.

■ External Parts Selection

1. Inductor

The inductance has a strong influence on the maximum output current (I_{OUT}) and efficiency (η).
The peak current (I_{PK}) increases by decreasing L and the stability of the circuit improves and I_{OUT} increases. If L is decreased further, the efficiency falls, and I_{OUT} decreases if the current drive capability of the external transistor is insufficient.
The loss of I_{PK} by the switching transistor decreases by increasing L and the efficiency becomes maximum at a certain L value. Further increasing L decrease the efficiency due to the loss of the DC resistance of the inductor. I_{OUT} also decreases.
If the oscillation frequency is higher, a smaller L value can be chosen, making the inductor smaller. In the S-8333 Series, the oscillation frequency can be varied within the range of 280 kHz to 1.08 MHz by the external resistor, so select an L value best suited to the frequency. The recommended value is between 2.2 μH and 22 μH.
When selecting an inductor, note the allowable current of the inductor. If a current exceeding this allowable current flows through the inductor, magnetic saturation occurs, substantially lowering the efficiency and increasing the current, which results in damage to the IC.
Therefore, select an inductor so that I_{PK} does not exceed the allowable current. I_{PK} is expressed by the following equations in the discontinuous mode and continuous mode.

$$I_{PK} = \sqrt{\frac{2\,I_{OUT}(V_{OUT} + V_D - V_{IN})}{f_{osc} \times L}} \quad \text{(discontinuous mode)} \quad \cdots\cdots (17)$$

$$I_{PK} = \frac{V_{OUT} + V_D}{V_{IN}} \times I_{OUT} + \frac{(V_{OUT} + V_D - V_{IN}) \times V_{IN}}{2 \times (V_{OUT} + V_D) \times f_{osc} \times L} \quad \text{(continuous mode)} \quad \cdots\cdots (18)$$

f_{OSC} = Oscillation frequency, $V_D \cong 0.4$ V.

2. Diode

Use an external diode that meets the following requirements.

- Low forward voltage
- High switching speed
- Reverse breakdown voltage: V_{OUT} + [Spike voltage] or more
- Rated current: I_{PK} or more

3. Capacitors (C_{IN}, C_L)

The capacitor on the input side (C_{IN}) can lower the supply impedance and level the input current for better efficiency. Select C_{IN} according to the impedance of the power supply to be used.
The capacitor on the output side (C_L) is used to smooth the output voltage. Select an appropriate capacitance value based on the I/O conditions and load conditions. A capacitance of 10 μF or more is recommended.
By adjusting the phase compensation of the feedback loop using the external resistor (RZ) and capacitor (CZ), a ceramic capacitor can be used as the capacitor on the output side. If a capacitor whose equivalent series resistance is between 30 mΩ and 500 mΩ is used as the output capacitor, the adjustable range of the phase compensation is wider; however, note that other characteristics may be affected by ripple voltage or other conditions at this time. The optimal capacitor differs depending on the L value, capacitance value, wiring, and application (output load), so select the capacitor after performing sufficient evaluation under the actual usage conditions.

Downloaded from Arrow.com.

4. External transistor

A bipolar (NPN) or enhancement (N-channel) MOS FET transistor can be used as the external transistor.

4. 1 Bipolar (NPN) type

The driving capability when the output current is increased by using a bipolar transistor is determined by h_{FE} and R_b of the bipolar transistor. **Figure 11** shows a peripheral circuit.




Figure 11 External Transistor Periphery

1 kΩ is recommended for R_b. Actually, calculate the necessary base current (I_b) from h_{FE} of the bipolar transistor as follows and select an R_b value lower than this.

$$I_b = \frac{I_{PK}}{h_{FE}}$$

$$R_b = \frac{V_{IN} - 0.7}{I_b} - \frac{0.4}{|I_{EXTH}|}$$

A small R_b increases the output current, but the efficiency decreases. Actually, a pulsating current flows and a voltage drop occurs due to the wiring capacitance. Determine the optimum value by experiment.
A speed-up capacitor (C_b) connected in parallel with R_b resistance as shown in **Figure 11** decreases the switching loss and improves the efficiency.
Select C_b by observing the following equation.

$$C_b \leq \frac{1}{2 \pi \times R_b \times f_{osc} \times 0.7}$$

However, in practice, the optimum C_b value also varies depending on the characteristics of the bipolar transistor employed. Therefore, determine the optimum value of C_b by experiment.

4. 2 Enhancement MOS FET type

Use an Nch power MOS FET. For high efficiency, using a MOS FET with a low ON resistance (R_{ON}) and small input capacitance (C_{ISS}) is ideal, however, ON resistance and input capacitance generally share a trade-off relationship. The ON resistance is efficient in a range in which the output current is relatively great during low-frequency switching, and the input capacitance is efficient in a range in which the output current is middling during high-frequency switching. Select a MOS FET whose ON resistance and input capacitance are optimal depending on the usage conditions.
The input voltage (V_{IN}) is supplied for the gate voltage of the MOS FET, so select a MOS FET with a gate withstanding voltage that is equal to the maximum usage value of the input voltage or higher and a drain withstanding voltage that is equal to the amount of the output voltage (V_{OUT}) and diode voltage (V_D) or higher.
If a MOS FET with a threshold that is near the UVLO detection voltage is used, a large current may flow, stopping the output voltage from rising and possibly generating heat in the worst case. Select a MOS FET with a threshold that is sufficiently lower than the UVLO detection voltage value.

Downloaded from Arrow.com.

5. Oscillation frequency and maximum duty ratio setting resistors (ROSC, RDuty)

With the S-8333 Series, the oscillation frequency can be set in a range of 280 kHz to 1.08 MHz using external resistance. Connect a resistor across the ROSC and VSS pins. Select the resistor by using the following equation and referring to **Figure 12**. However, the following equation and figure assume that the resistance value is the desired value and show the theoretical values when the IC is in the typical conditions. Note that fluctuations of resistance and IC are not considered.

$$R_{OSC}\ [k\Omega] \cong \frac{130 \times 10^3}{f_{OSC}\ [kHz]}$$




Figure 12 R_{OSC} vs. f_{OSC}

With the S-8333 Series, the maximum duty ratio can be set in a range of 47% to 88.5% (between 47 to 80%, if the oscillation frequency is less than 500 kHz) by an external resistor. Connect the resistor across the RDuty and VSS pins. Select the resistance by using the following equation and referring to **Figure 13**. The maximum duty ratio fluctuates according to the oscillation frequency. If the value of ROSC is changed, therefore, be sure to change the value of RDuty so that it is always in proportion to RDuty / ROSC. However, the following equation and figure assume that the resistance value is the desired value and show the theoretical values when the IC is in the typical conditions. Note that fluctuations of resistance and IC are not considered.

Caution Set max. duty 80% or less if the oscillation frequency is less than 500 kHz.

$$\frac{R_{Duty}}{R_{OSC}} \cong \frac{(95.5 - MaxDuty)}{15.0}$$




Figure 13 R_{Duty} / R_{OSC} vs. MaxDuty

Connect resistors ROSC and RDuty as close to the IC as possible.

Downloaded from Arrow.com.

6. Short-circuit protection delay time setting capacitor (CSP)

With the S-8333 Series, the short-circuit protection delay time can be set to any value by an external capacitor. Connect the capacitor across the CSP and VSS pins. Select the capacitance by using the following equation and referring to **Figure 14**. However, the following equation and figure assume that the capacitor value is the desired value and show the theoretical values when the IC is in the typical conditions. Note that fluctuations of capacitor and IC are not considered.

$$C_{SP}\ [\mu F] \cong \frac{t_{PRO}\ [ms] \times 2 \times 10^{-3}}{1.0}$$




Figure 14 C_{SP} vs. t_{PRO}

7. Output voltage setting resistors (RFB1, RBF2)

With the S-8333 Series, the output voltage can be set to any value by external divider resistors.
Connect the divider resistors across the V_{OUT} and VSS pins. Because V_{FB} = 1 V, the output voltage can be calculated by this equation.

$$V_{OUT} = \frac{(R_{FB1} + R_{FB2})}{R_{FB2}}$$

Connect divider resistors RFB1 and RFB2 as close to the IC to minimize effects from of noise. If noise does have an effect, adjust the values of RFB1 and RFB2 so that $R_{FB1} + R_{FB2} < 100\ k\Omega$.
CFB connected in parallel with RFB1 is a capacitor for phase compensation. Select the optimum value of this capacitor at which the stable operation can be ensured from the values of the inductor and output capacitor.

8. Phase compensation setting resistor and capacitor (RZ, CZ)

The S-8333 Series needs appropriate compensation for the voltage feedback loop to prevent excessive output ripple and unstable operation from deteriorating the efficiency. This compensation is implemented by connecting RZ and CZ in series across the CC and VSS pins. RZ sets the high-frequency gain for a high-speed transient response. CZ sets the pole and zero of the error amplifier and keeps the loop stable. Adjust RZ and CZ, taking into consideration conditions such as the inductor, output capacitor, and load current, so that the optimum transient characteristics can be obtained.

Downloaded from Arrow.com.

■ Standard Circuit




Figure 15 Standard Circuit

Caution **The above connection diagram and constant will not guarantee successful operation. Perform thorough evaluation using the actual application to set the constant.**

Downloaded from Arrow.com.

■ Precaution


- Mount external capacitors, diodes, and inductor as close as possible to the IC.
- Characteristics ripple voltage and spike noise occur in IC containing switching regulators. Moreover rush current flows at the time of a power supply injection. Because these largely depend on the inductor, the capacitor and impedance of power supply used, fully check them using an actually mounted model.
- Make sure the dissipation of the switching transistor (especially at a high temperature) does not exceed the allowable power dissipation of the package.
- The performance of a switching regulator varies depending on the design of the PCB patterns, peripheral circuits, and external parts. Thoroughly test all settings with your device.
- The capacitor, diode, inductor and others used as external parts do not assure the operation at high temperature. Evaluate fully using the actual application when designing.
- This IC builds in soft start function, starts reference voltage gradually, and it is controlled so that FB pin voltage and reference voltage become this potential. Therefore, keep in mind that it will be in a maximum duty state according to the factor of IC exterior if FB pin voltage is held less than reference voltage.
- Although the IC contains a static electricity protection circuit, static electricity or voltage that exceeds the limit of the protection circuit should not be applied.
- ABLIC Inc. assumes no responsibility for the way in which this IC is used on products created using this IC or for the specifications of that product, nor does ABLIC Inc. assume any responsibility for any infringement of patents or copyrights by products that include this IC either in Japan or in other countries.

Downloaded from Arrow.com.


■ Characteristics (Typical Data)

1. Example of Major Temperature Characteristics (Ta = –40 to +85°C)


I_{SS1} vs. Ta (V_{IN} = 3.3 V)




I_{EXTH} vs. Ta (V_{IN} = 3.3 V)




I_{EXTL} vs. Ta (V_{IN} = 3.3 V)




I_{FB} vs. Ta (V_{IN} = 3.3 V)




f_{OSC} vs. Ta (V_{IN} = 3.3 V)



MaxDuty vs. Ta (V_{IN} = 3.3 V)




t_{SS} vs. Ta (V_{IN} = 3.3 V)




Downloaded from Arrow.com.


t_{PRO} vs. Ta (V_{IN} = 3.3 V)




V_{UVLO} vs. Ta




$V_{UVLOHYS}$ vs. Ta




I_{CCH} vs. Ta (V_{IN} = 3.3 V)



I_{CCL} vs. Ta (V_{IN} = 3.3 V)




V_{RTLT1} vs. Ta (V_{IN} = 3.3 V)




Downloaded from Arrow.com.

2. Example of Major Power Supply Dependence Characteristics (Ta = 25°C)


I_{SS1} vs. V_{IN}




I_{EXTH} vs. V_{IN}




I_{EXTL} vs. V_{IN}




I_{FB} vs. V_{IN}




f_{OSC} vs. V_{IN}



MaxDuty vs. V_{IN}




t_{SS} vs. V_{IN}




Downloaded from Arrow.com.


t_{PRO} vs. V_{IN}



I_{CCH} vs. V_{IN}




I_{CCL} vs. V_{IN}




Downloaded from Arrow.com.

3. Example of External Parts Dependence Characteristics


f_{OSC} vs. R_{OSC} (V_{IN} = 3.3 V)



MaxDuty vs. R_{Duty} / R_{OSC} (R_{OSC} = 200 kΩ, V_{IN} = 3.3 V)



t_{PRO} vs. CSP (V_{IN} = 3.3 V)




Downloaded from Arrow.com.

4. Examples of Transient Response Characteristics


4.1 Powering ON (V_{OUT} = 9.2 V, V_{IN} = 0 V → 3.3 V, Ta = 25°C)

Remark The switch (SW) is inserted between the diode (SD) and VOUT output.
Controlled externally to turn SW on a few ms later after the VIN voltage is applied.


(1) f_{OSC} = 1080 kHz, I_{OUT} = 0 mA, t_{SS} = 10 ms




(2) f_{OSC} = 1080 kHz, I_{OUT} = 100 mA, t_{SS} = 10 ms




(3) f_{OSC} = 650 kHz, I_{OUT} = 0 mA, t_{SS} = 10 ms




(4) f_{OSC} = 650 kHz, I_{OUT} = 100 mA, t_{SS} = 10 ms



(5) f_{OSC} = 280 kHz, I_{OUT} = 0 mA, t_{SS} = 10 ms




(6) f_{OSC} = 280 kHz, I_{OUT} = 100 mA, t_{SS} = 10 ms




Downloaded from Arrow.com.

4.2 Load fluctuations (V_{OUT} = 9.2 V, V_{IN} = 3.3 V, Ta = 25°C, R_Z = 200 kΩ, C_Z = 0.01 μF)


(1) f_{OSC} = 1080 kHz, I_{OUT} = 0.1 mA→100 mA




(2) f_{OSC} = 1080 kHz, I_{OUT} = 100 mA→0.1 mA




(3) f_{OSC} = 650 kHz, I_{OUT} = 0.1 mA→100 mA




(4) f_{OSC} = 650 kHz, I_{OUT} = 100 mA→0.1 mA



(5) f_{OSC} = 280 kHz, I_{OUT} = 0.1 mA→100 mA




(6) f_{OSC} = 280 kHz, I_{OUT} = 100 mA→0.1 mA




Downloaded from Arrow.com.

4.3 Input voltage fluctuations (V_{OUT} = 9.2 V, I_{OUT} = 100 mA, R_Z = 200 kΩ, C_Z = 0.01 μF)


(1) f_{OSC} = 1080 kHz, V_{IN} = 2.8 V→3.8 V




(2) f_{OSC} = 1080 kHz, V_{IN} = 3.8 V→2.8 V




(3) f_{OSC} = 650 kHz, V_{IN} = 2.8 V→3.8 V




(4) f_{OSC} = 650 kHz, V_{IN} = 3.8 V→2.8 V



(5) f_{OSC} = 280 kHz, V_{IN} = 2.8 V→3.8 V



(6) f_{OSC} = 280 kHz, V_{IN} = 3.8 V→2.8 V



Downloaded from Arrow.com.

■ Reference Data

1. Reference data for external parts

Table 6 Properties of External Parts

Element Name	Product Name	Manufacture	Characteristics
Inductor	LDR655312T	TDK Corporation	10 μH, DCR*1 = 307 mΩ, I_{MAX}*2 = 0.7 A, Height = 1.2 mm
Diode	RB491D	Rohm Co., Ltd.	V_F*3 = 0.45 V, I_F*4 = 1.0 A
Output capacitor (ceramic)	—	—	16 V, 10 μF
Transistor	MCH3406	Sanyo Electric Co., Ltd.	V_{DSS}*5 = 20 V, V_{GSS}*6 = ±10 V, C_{iss}*7 = 280 pF, $R_{DS(ON)}$*8 = 82 mΩ max. (V_{GS}*9 = 2.5 V, I_D*10 = 1 A)

***1.** DCR : DC resistance
***2.** I_{MAX} : Maximum allowable current
***3.** V_F : Forward voltage
***4.** I_F : Forward current
***5.** V_{DSS} : Drain to source voltage (when short circuited between the gate and source)
***6.** V_{GSS} : Gate to source voltage (when short circuited between the drain and source)
***7.** C_{iss} : Input capacitance
***8.** $R_{DS(ON)}$: Drain to source on resistance
***9.** V_{GS} : Gate to source voltage
***10.** I_D : Drain current

Caution The values shown in the characteristics column of Table 6 above are based on the materials provided by each manufacturer. However, consider the characteristics of the original materials when using the above products.

Downloaded from Arrow.com.


2. Reference data (1)

The data of (a) output current (I_{OUT}) vs. efficiency (η) characteristics and (b) output current (I_{OUT}) vs. output voltage (V_{OUT}) characteristics is shown below.


2. 1 V_{OUT} = 13.1 V (R_{FB1} = 7.5 kΩ, R_{FB2} = 620 Ω)

(1) f_{OSC} = 1080 kHz, MaxDuty = 73% (R_{OSC} = 120 kΩ, R_{Duty} = 180 kΩ)

(a) I_{OUT} vs. η




(b) I_{OUT} vs. V_{OUT}




(2) f_{OSC} = 650 kHz, MaxDuty = 73% (R_{OSC} = 200 kΩ, R_{Duty} = 300 kΩ)

(a) I_{OUT} vs. η




(b) I_{OUT} vs. V_{OUT}




(3) f_{OSC} = 280 kHz, MaxDuty = 73% (R_{OSC} = 470 kΩ, R_{Duty} = 750 kΩ)

(a) I_{OUT} vs. η



(b) I_{OUT} vs. V_{OUT}




Downloaded from Arrow.com.


2. 2 V_{OUT} = 9.2 V (R_{FB1} = 8.2 kΩ, R_{FB2} = 1.0 kΩ)

(1) f_{OSC} = 1080 kHz, MaxDuty = 73% (R_{OSC} = 120 kΩ, R_{Duty} = 180 kΩ)

(a) I_{OUT} vs. η




(b) I_{OUT} vs. V_{OUT}




(2) f_{OSC} = 650 kHz, MaxDuty = 73% (R_{OSC} = 200 kΩ, R_{Duty} = 300 kΩ)

(a) I_{OUT} vs. η




(b) I_{OUT} vs. V_{OUT}




(3) f_{OSC} = 280 kHz, MaxDuty = 73% (R_{OSC} = 470 kΩ, R_{Duty} = 750 kΩ)

(a) I_{OUT} vs. η



(b) I_{OUT} vs. V_{OUT}




Downloaded from Arrow.com.


2. 3 V_{OUT} = 6.1 V (R_{FB1} = 5.1 kΩ, R_{FB2} = 1.0 kΩ)

(1) f_{OSC} = 1080 kHz, MaxDuty = 73% (R_{OSC} = 120 kΩ, R_{Duty} = 180 kΩ)

(a) I_{OUT} vs. η




(b) I_{OUT} vs. V_{OUT}




(2) f_{OSC} = 650 kHz, MaxDuty = 73% (R_{OSC} = 200 kΩ, R_{Duty} = 300 kΩ)

(a) I_{OUT} vs. η




(b) I_{OUT} vs. V_{OUT}




(3) f_{OSC} = 280 kHz, MaxDuty = 73% (R_{OSC} = 470 kΩ, R_{Duty} = 750 kΩ)

(a) I_{OUT} vs. η



(b) I_{OUT} vs. V_{OUT}




Downloaded from Arrow.com.

3. Reference data (2)


The data of output current (I_{OUT}) vs. ripple voltage (Vr) characteristics is shown below.

3. 1 V_{OUT} = 13.1 V (R_{FB1} = 7.5 kΩ, R_{FB2} = 620 Ω)


(1) f_{OSC} = 1080 kHz, MaxDuty = 73 %
(R_{OSC} = 120 kΩ, R_{Duty} = 180 kΩ)



(2) f_{OSC} = 650 kHz, MaxDuty = 73%
(R_{OSC} = 200 kΩ, R_{Duty} = 300 kΩ)




(3) f_{OSC} = 280 kHz, MaxDuty = 73%
(R_{OSC} = 470 kΩ, R_{Duty} = 750 kΩ)




3. 2 V_{OUT} = 9.2 V (R_{FB1} = 8.2 kΩ, R_{FB2} = 1.0 kΩ)


(1) f_{OSC} = 1080 kHz, MaxDuty = 73%
(R_{OSC} = 120 kΩ, R_{Duty} = 180 kΩ)



(2) f_{OSC} = 650 kHz, MaxDuty = 73%
(R_{OSC} = 200 kΩ, R_{Duty} = 300 kΩ)




(3) f_{OSC} = 280 kHz, MaxDuty = 73%
(R_{OSC} = 470 kΩ, R_{Duty} = 750 kΩ)




Downloaded from Arrow.com.

3. 3 V_{OUT} = 6.1 V (R_{FB1} = 5.1 kΩ, R_{FB2} = 1.0 kΩ)


(1) f_{OSC} = 1080 kHz, MaxDuty = 73%
(R_{OSC} = 120 kΩ, R_{Duty} = 180 kΩ)



(2) f_{OSC} = 650 kHz, MaxDuty = 73%
(R_{OSC} = 200 kΩ, R_{Duty} = 300 kΩ)



(3) f_{OSC} = 280 kHz, MaxDuty = 73%
(R_{OSC} = 470 kΩ, R_{Duty} = 750 kΩ)




Downloaded from Arrow.com.

■ Marking Specifications

1. SNT-8A

Top view



(1): Blank
(2) to (4): Product code (Refer to **Product name vs. Product code**)
(5), (6): Blank
(7) to (11): Lot number


Product name vs. Product code

Product name	Product code		
	(2)	(3)	(4)
S-8333CAAA-I8T1U	U	2	A
S-8333CAAB-I8T1U	U	2	B
S-8333CAAC-I8T1U	U	2	C
S-8333CABA-I8T1U	U	2	D
S-8333CABB-I8T1U	U	2	E
S-8333CABC-I8T1U	U	2	F
S-8333CACA-I8T1U	U	2	G
S-8333CACB-I8T1U	U	2	H
S-8333CACC-I8T1U	U	2	I
S-8333CADA-I8T1U	U	2	J
S-8333CADB-I8T1U	U	2	K
S-8333CADC-I8T1U	U	2	L
S-8333CAEA-I8T1U	U	2	M
S-8333CAEB-I8T1U	U	2	N
S-8333CAEC-I8T1U	U	2	O
S-8333CAFA-I8T1U	U	2	P
S-8333CAFB-I8T1U	U	2	Q
S-8333CAFC-I8T1U	U	2	R
S-8333CAGA-I8T1U	U	2	S
S-8333CAGB-I8T1U	U	2	T
S-8333CAGC-I8T1U	U	2	U
S-8333CAHA-I8T1U	U	2	V
S-8333CAHB-I8T1U	U	2	W
S-8333CAHC-I8T1U	U	2	X
S-8333CAIA-I8T1U	U	2	Y
S-8333CAIB-I8T1U	U	2	Z
S-8333CAIC-I8T1U	U	2	3
S-8333CBAA-I8T1U	U	3	A
S-8333CBAB-I8T1U	U	3	B
S-8333CBAC-I8T1U	U	3	C
S-8333CBBA-I8T1U	U	3	D
S-8333CBBB-I8T1U	U	3	E
S-8333CBBC-I8T1U	U	3	F
S-8333CBCA-I8T1U	U	3	G
S-8333CBCB-I8T1U	U	3	H
S-8333CBCC-I8T1U	U	3	I
S-8333CBDA-I8T1U	U	3	J
S-8333CBDB-I8T1U	U	3	K
S-8333CBDC-I8T1U	U	3	L
S-8333CBEA-I8T1U	U	3	M
S-8333CBEB-I8T1U	U	3	N

Product name	Product code		
	(2)	(3)	(4)
S-8333CBEC-I8T1U	U	3	O
S-8333CBFA-I8T1U	U	3	P
S-8333CBFB-I8T1U	U	3	Q
S-8333CBFC-I8T1U	U	3	R
S-8333CBGA-I8T1U	U	3	S
S-8333CBGB-I8T1U	U	3	T
S-8333CBGC-I8T1U	U	3	U
S-8333CBHA-I8T1U	U	3	V
S-8333CBHB-I8T1U	U	3	W
S-8333CBHC-I8T1U	U	3	X
S-8333CBIA-I8T1U	U	3	Y
S-8333CBIB-I8T1U	U	3	Z
S-8333CBIC-I8T1U	U	3	3
S-8333CCAA-I8T1U	U	4	A
S-8333CCAB-I8T1U	U	4	B
S-8333CCAC-I8T1U	U	4	C
S-8333CCBA-I8T1U	U	4	D
S-8333CCBB-I8T1U	U	4	E
S-8333CCBC-I8T1U	U	4	F
S-8333CCCA-I8T1U	U	4	G
S-8333CCCB-I8T1U	U	4	H
S-8333CCCC-I8T1U	U	4	I
S-8333CCDA-I8T1U	U	4	J
S-8333CCDB-I8T1U	U	4	K
S-8333CCDC-I8T1U	U	4	L
S-8333CCEA-I8T1U	U	4	M
S-8333CCEB-I8T1U	U	4	N
S-8333CCEC-I8T1U	U	4	O
S-8333CCFA-I8T1U	U	4	P
S-8333CCFB-I8T1U	U	4	Q
S-8333CCFC-I8T1U	U	4	R
S-8333CCGA-I8T1U	U	4	S
S-8333CCGB-I8T1U	U	4	T
S-8333CCGC-I8T1U	U	4	U
S-8333CCHA-I8T1U	U	4	V
S-8333CCHB-I8T1U	U	4	W
S-8333CCHC-I8T1U	U	4	X
S-8333CCIA-I8T1U	U	4	Y
S-8333CCIB-I8T1U	U	4	Z
S-8333CCIC-I8T1U	U	4	3

Downloaded from Arrow.com.

2. 8-Pin TSSOP



(1) to (4): Product name: 8333 (Fixed)
(5) to (8): Function code (Refer to **Product name vs. Function code**)
(9) to (14): Lot number


Product name vs. Function code

Product name	Function code			
	(5)	(6)	(7)	(8)
S-8333CAAA-T8T1y	C	A	A	A
S-8333CAAB-T8T1y	C	A	A	B
S-8333CAAC-T8T1y	C	A	A	C
S-8333CABA-T8T1y	C	A	B	A
S-8333CABB-T8T1y	C	A	B	B
S-8333CABC-T8T1y	C	A	B	C
S-8333CACA-T8T1y	C	A	C	A
S-8333CACB-T8T1y	C	A	C	B
S-8333CACC-T8T1y	C	A	C	C
S-8333CADA-T8T1y	C	A	D	A
S-8333CADB-T8T1y	C	A	D	B
S-8333CADC-T8T1y	C	A	D	C
S-8333CAEA-T8T1y	C	A	E	A
S-8333CAEB-T8T1y	C	A	E	B
S-8333CAEC-T8T1y	C	A	E	C
S-8333CAFA-T8T1y	C	A	F	A
S-8333CAFB-T8T1y	C	A	F	B
S-8333CAFC-T8T1y	C	A	F	C
S-8333CAGA-T8T1y	C	A	G	A
S-8333CAGB-T8T1y	C	A	G	B
S-8333CAGC-T8T1y	C	A	G	C
S-8333CAHA-T8T1y	C	A	H	A
S-8333CAHB-T8T1y	C	A	H	B
S-8333CAHC-T8T1y	C	A	H	C
S-8333CAIA-T8T1y	C	A	I	A
S-8333CAIB-T8T1y	C	A	I	B
S-8333CAIC-T8T1y	C	A	I	C
S-8333CBAA-T8T1y	C	B	A	A
S-8333CBAB-T8T1y	C	B	A	B
S-8333CBAC-T8T1y	C	B	A	C
S-8333CBBA-T8T1y	C	B	B	A
S-8333CBBB-T8T1y	C	B	B	B
S-8333CBBC-T8T1y	C	B	B	C
S-8333CBCA-T8T1y	C	B	C	A
S-8333CBCB-T8T1y	C	B	C	B
S-8333CBCC-T8T1y	C	B	C	C
S-8333CBDA-T8T1y	C	B	D	A
S-8333CBDB-T8T1y	C	B	D	B
S-8333CBDC-T8T1y	C	B	D	C
S-8333CBEA-T8T1y	C	B	E	A
S-8333CBEB-T8T1y	C	B	E	B

Product name	Function code			
	(5)	(6)	(7)	(8)
S-8333CBEC-T8T1y	C	B	E	C
S-8333CBFA-T8T1y	C	B	F	A
S-8333CBFB-T8T1y	C	B	F	B
S-8333CBFC-T8T1y	C	B	F	C
S-8333CBGA-T8T1y	C	B	G	A
S-8333CBGB-T8T1y	C	B	G	B
S-8333CBGC-T8T1y	C	B	G	C
S-8333CBHA-T8T1y	C	B	H	A
S-8333CBHB-T8T1y	C	B	H	B
S-8333CBHC-T8T1y	C	B	H	C
S-8333CBIA-T8T1y	C	B	I	A
S-8333CBIB-T8T1y	C	B	I	B
S-8333CBIC-T8T1y	C	B	I	C
S-8333CCAA-T8T1y	C	C	A	A
S-8333CCAB-T8T1y	C	C	A	B
S-8333CCAC-T8T1y	C	C	A	C
S-8333CCBA-T8T1y	C	C	B	A
S-8333CCBB-T8T1y	C	C	B	B
S-8333CCBC-T8T1y	C	C	B	C
S-8333CCCA-T8T1y	C	C	C	A
S-8333CCCB-T8T1y	C	C	C	B
S-8333CCCC-T8T1y	C	C	C	C
S-8333CCDA-T8T1y	C	C	D	A
S-8333CCDB-T8T1y	C	C	D	B
S-8333CCDC-T8T1y	C	C	D	C
S-8333CCEA-T8T1y	C	C	E	A
S-8333CCEB-T8T1y	C	C	E	B
S-8333CCEC-T8T1y	C	C	E	C
S-8333CCFA-T8T1y	C	C	F	A
S-8333CCFB-T8T1y	C	C	F	B
S-8333CCFC-T8T1y	C	C	F	C
S-8333CCGA-T8T1y	C	C	G	A
S-8333CCGB-T8T1y	C	C	G	B
S-8333CCGC-T8T1y	C	C	G	C
S-8333CCHA-T8T1y	C	C	H	A
S-8333CCHB-T8T1y	C	C	H	B
S-8333CCHC-T8T1y	C	C	H	C
S-8333CCIA-T8T1y	C	C	I	A
S-8333CCIB-T8T1y	C	C	I	B
S-8333CCIC-T8T1y	C	C	I	C

Remark 1. y: S or U
2. Please select products of environmental code = U for Sn 100%, halogen-free products.


Downloaded from Arrow.com.




No. PH008-A-P-SD-2.1

TITLE	SNT-8A-A-PKG Dimensions
No.	PH008-A-P-SD-2.1
ANGLE	
UNIT	mm
ABLIC Inc.	

Downloaded from Arrow.com.






Feed direction


No. PH008-A-C-SD-2.0

TITLE	SNT-8A-A-Carrier Tape
No.	PH008-A-C-SD-2.0
ANGLE	
UNIT	mm
ABLIC Inc.	

Downloaded from Arrow.com.




Enlarged drawing in the central part



No. PH008-A-R-SD-1.0

TITLE	SNT-8A-A-Reel		
No.	PH008-A-R-SD-1.0		
ANGLE		QTY.	5,000
UNIT	mm		
ABLIC Inc.			

Downloaded from Arrow.com.



※1. ランドパターンの幅に注意してください (0.25 mm min. / 0.30 mm typ.)。
※2. パッケージ中央にランドパターンを広げないでください (1.96 mm ~ 2.06 mm)。

注意 1. パッケージのモールド樹脂下にシルク印刷やハンダ印刷などしないでください。
2. パッケージ下の配線上のソルダーレジストなどの厚みをランドパターン表面から0.03 mm 以下にしてください。
3. マスク開口サイズと開口位置はランドパターンと合わせてください。
4. 詳細は〝SNTパッケージ活用の手引き〟を参照してください。

※1. Pay attention to the land pattern width (0.25 mm min. / 0.30 mm typ.).
※2. Do not widen the land pattern to the center of the package (1.96 mm to 2.06mm).

Caution 1. Do not do silkscreen printing and solder printing under the mold resin of the package.
2. The thickness of the solder resist on the wire pattern under the package should be 0.03 mm or less from the land pattern surface.
3. Match the mask aperture size and aperture position with the land pattern.
4. Refer to "SNT Package User's Guide" for details.


※1. 请注意焊盘模式的宽度 (0.25 mm min. / 0.30 mm typ.)。
※2. 请勿向封装中间扩展焊盘模式 (1.96 mm ~ 2.06 mm)。

注意 1. 请勿在树脂型封装的下面印刷丝网、焊锡。
2. 在封装下、布线上的阻焊膜厚度 (从焊盘模式表面起) 请控制在 0.03 mm 以下。
3. 钢网的开口尺寸和开口位置请与焊盘模式对齐。
4. 详细内容请参阅 "SNT 封装的应用指南"。

No. PH008-A-L-SD-4.1

TITLE	SNT-8A-A -Land Recommendation
No.	PH008-A-L-SD-4.1
ANGLE	
UNIT	mm
ABLIC Inc.	

Downloaded from Arrow.com.




No. FT008-A-P-SD-1.2

TITLE	TSSOP8-E-PKG Dimensions
No.	FT008-A-P-SD-1.2
ANGLE	
UNIT	mm

ABLIC Inc.


Downloaded from Arrow.com.




No. FT008-E-C-SD-1.0

TITLE	TSSOP8-E-Carrier Tape
No.	FT008-E-C-SD-1.0
ANGLE	
UNIT	mm
ABLIC Inc.	

Downloaded from Arrow.com.



Enlarged drawing in the central part



No. FT008-E-R-SD-1.0

TITLE	TSSOP8-E-Reel		
No.	FT008-E-R-SD-1.0		
ANGLE		QTY.	3,000
UNIT	mm		
ABLIC Inc.			

Downloaded from Arrow.com.

Disclaimers (Handling Precautions)

1. All the information described herein (product data, specifications, figures, tables, programs, algorithms and application circuit examples, etc.) is current as of publishing date of this document and is subject to change without notice.
2. The circuit examples and the usages described herein are for reference only, and do not guarantee the success of any specific mass-production design.
   ABLIC Inc. is not liable for any losses, damages, claims or demands caused by the reasons other than the products described herein (hereinafter "the products") or infringement of third-party intellectual property right and any other right due to the use of the information described herein.
3. ABLIC Inc. is not liable for any losses, damages, claims or demands caused by the incorrect information described herein.
4. Be careful to use the products within their ranges described herein. Pay special attention for use to the absolute maximum ratings, operation voltage range and electrical characteristics, etc.
   ABLIC Inc. is not liable for any losses, damages, claims or demands caused by failures and / or accidents, etc. due to the use of the products outside their specified ranges.
5. Before using the products, confirm their applications, and the laws and regulations of the region or country where they are used and verify suitability, safety and other factors for the intended use.
6. When exporting the products, comply with the Foreign Exchange and Foreign Trade Act and all other export-related laws, and follow the required procedures.
7. The products are strictly prohibited from using, providing or exporting for the purposes of the development of weapons of mass destruction or military use. ABLIC Inc. is not liable for any losses, damages, claims or demands caused by any provision or export to the person or entity who intends to develop, manufacture, use or store nuclear, biological or chemical weapons or missiles, or use any other military purposes.
8. The products are not designed to be used as part of any device or equipment that may affect the human body, human life, or assets (such as medical equipment, disaster prevention systems, security systems, combustion control systems, infrastructure control systems, vehicle equipment, traffic systems, in-vehicle equipment, aviation equipment, aerospace equipment, and nuclear-related equipment), excluding when specified for in-vehicle use or other uses by ABLIC, Inc. Do not apply the products to the above listed devices and equipments.
   ABLIC Inc. is not liable for any losses, damages, claims or demands caused by unauthorized or unspecified use of the products.
9. In general, semiconductor products may fail or malfunction with some probability. The user of the products should therefore take responsibility to give thorough consideration to safety design including redundancy, fire spread prevention measures, and malfunction prevention to prevent accidents causing injury or death, fires and social damage, etc. that may ensue from the products' failure or malfunction.
   The entire system in which the products are used must be sufficiently evaluated and judged whether the products are allowed to apply for the system on customer's own responsibility.
10. The products are not designed to be radiation-proof. The necessary radiation measures should be taken in the product design by the customer depending on the intended use.
11. The products do not affect human health under normal use. However, they contain chemical substances and heavy metals and should therefore not be put in the mouth. The fracture surfaces of wafers and chips may be sharp. Be careful when handling these with the bare hands to prevent injuries, etc.
12. When disposing of the products, comply with the laws and ordinances of the country or region where they are used.
13. The information described herein contains copyright information and know-how of ABLIC Inc. The information described herein does not convey any license under any intellectual property rights or any other rights belonging to ABLIC Inc. or a third party. Reproduction or copying of the information from this document or any part of this document described herein for the purpose of disclosing it to a third-party is strictly prohibited without the express permission of ABLIC Inc.
14. For more details on the information described herein or any other questions, please contact ABLIC Inc.'s sales representative.
15. This Disclaimers have been delivered in a text using the Japanese language, which text, despite any translations into the English language and the Chinese language, shall be controlling.

2.4-2019.07

Downloaded from Arrow.com.