

# EZ-USB™ HX3 USB 3.2 Gen 1 Hub

## General description

EZ-USB™ HX3 is a family of USB 3.2 Gen 1 hub controllers compliant with the USB 3.0 specification revision 1.0.

EZ-USB™ HX3 supports USB 5Gbps, High-Speed (HS), Full-Speed (FS), and Low-speed (LS) on all the ports. It has integrated termination, pull-up, and pull-down resistors, and supports configuration options through pin-straps to reduce the overall bill of material of the system.

EZ-USB™ HX3 includes the following Infineon proprietary features:

**EZ-USB™ HX3 with shared link feature:** Enables extra downstream (DS) ports for on-board connections in embedded applications

**EZ-USB™ HX3 with ghost charging:** Enables charging of devices connected to the DS ports when no host is connected on the upstream (US) port


## Features

- USB-IF Certified Hub, TID# 330000060, 30000074
- Supports up to four USB 3.0-Compliant DS ports
  - All ports support USB 5 Gbps, and are backward-compatible with HS (480 Mbps), FS (12 Mbps), and LS (1.5 Mbps)
  - SS and USB 2.0 link power management (LPM)
  - Dedicated High-Speed transaction translators (Multi-TT)
  - LED status indicators – suspend, SS, and USB 2.0 operation
- Shared link for embedded applications
  - Each DS port can simultaneously connect to an embedded SS device and a removable USB 2.0 device
  - Enables up to eight device connections
- Enhanced battery charging
  - Each DS port complies with the USB battery charging v1.2 (BC v1.2) specification
  - Ghost charging: Each DS port can emulate a dedicated charging port (DCP) when the host is not connected to the US port
  - Accessory charger adapter dock (ACA-Dock): Enables charging and simultaneous data transfer for a smart phone or a tablet acting as a host compliant to BC v1.2
  - Apple charging supported on all DS ports
- Integrated ARM® Cortex® -M0 CPU
  - 16 KB RAM, 32 KB ROM
  - Configure GPIOs for overcurrent protection, power enable, and LEDs
  - Upgrade firmware using I<sup>2</sup>C EEPROM or an external I<sup>2</sup>C master
- Vendor-command support to implement a USB-to-I<sup>2</sup>C bridge
  - Firmware upgrade of an external ASSP connected to EZ-USB™ HX3 through USB
  - In-system programming (ISP) of the EEPROM connected to EZ-USB™ HX3 through USB
- Extensive configuration support
  - Pin-strap configuration for the following functions:
    - Vendor ID (VID)
    - Charging support for each DS port
    - Number of active ports
    - Number of non-removable devices
    - Ganged or individual power switch enables for DS ports
    - Power switch polarity selection

## Block diagram

- Custom configuration modes supported with eFuse, I<sup>2</sup>C EEPROM, or I<sup>2</sup>C slave
  - SS and USB 2.0 PHY parameters
  - Product ID (PID)/VID, manufacturer, and product string descriptors
  - Swap DP/DM signals for flexible PCB routing
- Software features
  - Microsoft WHQL-certified for Windows XP/Vista/7/8/8.1
  - Compatible with Mac OS 10.9 and Linux kernel version 3.11
  - Customize configuration parameters with the easy-to-use Infineon’s “Blaster Plus” software tool
- Flexible packaging options
  - 68-pin QFN (8 × 8 × 1.0 mm)
  - 88-pin QFN (10 × 10 × 1.0 mm)
  - 100-ball BGA (6 × 6 × 1.0 mm)
  - Industrial temperature range (−40°C to +85°C)

## Block diagram



---

**Table of contents**
**Table of contents**

<b>General description</b> .....	<b>1</b>
<b>Features</b> .....	<b>1</b>
<b>Block diagram</b> .....	<b>2</b>
<b>Table of contents</b> .....	<b>3</b>
<b>1 Architecture overview</b> .....	<b>4</b>
1.1 SS hub controller .....	4
1.2 USB 2.0 hub controller .....	4
1.3 CPU .....	4
1.4 I2C interface .....	4
1.5 Port controller .....	5
<b>2 Applications</b> .....	<b>6</b>
<b>3 EZ-USB™ HX3 product options</b> .....	<b>7</b>
<b>4 Product features</b> .....	<b>8</b>
4.1 Shared link .....	8
4.2 Ghost charge .....	9
4.3 Vendor-command support .....	10
4.4 ACA-Dock support .....	10
<b>5 Pin Information</b> .....	<b>11</b>
<b>6 System interfaces</b> .....	<b>28</b>
6.1 Upstream port (US) .....	28
6.2 Downstream ports (DS1, 2, 3, 4) .....	28
6.3 Communication interfaces (I2C) .....	28
6.4 Oscillator .....	28
6.5 GPIOs .....	28
6.6 Power control .....	28
6.7 Reset .....	29
6.8 Configuration mode select .....	29
6.9 Configuration options .....	29
6.9.1 eFuse configuration .....	30
6.9.2 Pin-Strap configuration .....	30
6.9.3 I2C configuration .....	32
6.9.4 EZ-USB™ HX3 as I2C master .....	32
6.9.5 EZ-USB™ HX3 as I2C slave .....	32
<b>7 EMI</b> .....	<b>40</b>
<b>8 Electrostatic discharge (ESD)</b> .....	<b>41</b>
<b>9 Absolute maximum ratings</b> .....	<b>42</b>
<b>10 Electrical specifications</b> .....	<b>43</b>
10.1 DC electrical characteristics .....	43
10.2 Power consumption .....	44
<b>11 Ordering information</b> .....	<b>45</b>
11.1 Ordering code definitions .....	46
<b>12 Packaging</b> .....	<b>47</b>
<b>13 Package diagrams</b> .....	<b>48</b>
<b>14 Acronyms</b> .....	<b>50</b>
<b>15 Reference</b> .....	<b>51</b>
<b>16 Document conventions</b> .....	<b>52</b>
16.1 Units of measure .....	52
<b>17 Silicon revision history</b> .....	<b>53</b>
17.1 Method of identification .....	53
<b>Revision history</b> .....	<b>54</b>

## Architecture overview

---

### 1 Architecture overview

The **Block diagram** shows the EZ-USB™ HX3 architecture. EZ-USB™ HX3 consists of two independent hub controllers (SS and USB 2.0), the Cortex®-M0 CPU subsystem, an I<sup>2</sup>C interface, and port controller blocks.

#### 1.1 SS hub controller

This block supports the SS hub functionality based on the USB 3.0 specification. The SS hub controller supports the following:

- SS link power management (U0, U1, U2, U3 states)
- Full-duplex data transmission

#### 1.2 USB 2.0 hub controller

This block supports the LS, FS, and HS hub functionalities. It includes the repeater, frame timer, and four transaction translators.

The USB 2.0 hub controller block supports the following:

- USB 2.0 link power management (L0, L1, L2, L3 states)
- Suspend, resume, and remote wake-up signaling
- Multi-TT (one TT for each DS port)

#### 1.3 CPU

The ARM® Cortex®-M0 CPU subsystem is used for the following functions:

- System configuration and initialization
- Battery charging control
- Vendor-specific commands for the USB-to-I<sup>2</sup>C bridge
- String-descriptor support
- Suspend status indicator
- Shared link support in embedded systems

#### 1.4 I<sup>2</sup>C interface

The I<sup>2</sup>C interface in EZ-USB™ HX3 supports the following:

- I<sup>2</sup>C Slave, master, and multi-master configurations
  - Configure EZ-USB™ HX3 by an external I<sup>2</sup>C master in I<sup>2</sup>C slave mode
  - Configure EZ-USB™ HX3 from an I<sup>2</sup>C EEPROM
  - Multi-master mode to share EEPROM with other I<sup>2</sup>C masters
- In-system programming of the I<sup>2</sup>C EEPROM from EZ-USB™ HX3's US port

---

## Architecture overview

### 1.5 Port controller

The port controller block controls DS port power to comply with the BC v1.2 and USB 3.0 specifications. This block also controls the US port power in the ACA-Dock mode. Control signals for external power switches are implemented within the chip. EZ-USB™ HX3 controls the external power switches at power-on to reduce in-rush current.

The port controller block supports the following:

- Overcurrent detection
- SS and USB 2.0 port indicators for each DS port
- Ganged and individual power control modes
- Automatic port numbering based on active ports

---

## Applications

## 2 Applications

- Standalone hubs
- PC and tablet motherboards
- Docking station
- Hand-held cradles
- Monitors
- Digital TVs
- Set-top boxes
- Printers

### 3 EZ-USB™ HX3 product options

**Table 1** EZ-USB™ HX3 product options

Features	CYUSB3302	CYUSB3304	CYUSB3312	CYUSB3314	CYUSB3324	CYUSB3326	CYUSB3328	CYUSB2302	CYUSB2304
Number of DS ports	2 (USB 3.0)	4 (USB 3.0)	2 (USB 3.0)	4 (USB 3.0)	4 (USB 3.0)	6 (2 USB 3.0, 2 SS, 2 USB 2.0)	8 (4 SS, 4 USB 2.0)	2 (USB 2.0)	4 (USB 2.0)
Number of Shared Link ports	0	0	0	0	0	2 <sup>[1]</sup>	4	0	0
BC v1.2	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes
ACA-Dock	No	No	No	No	Yes	No	Yes	No	No
External Power Switch Control	Ganged	Ganged	Individual and Ganged	Individual and Ganged	Individual and Ganged	Individual	Individual	Ganged	Ganged
Pin-Strap support	No	No	Yes	Yes	Yes	Yes	Yes	No	No
I <sup>2</sup> C	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes
Vendor command	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes
Port indicators	No	No	Yes	Yes	Yes	No	No	No	No
Packages <sup>[2]</sup>	68-QFN, 100-ball BGA	68-QFN, 100-ball BGA	88-QFN, 100-ball BGA	88-QFN, 100-ball BGA	88-QFN	88-QFN, 100-ball BGA	88-QFN, 100-ball BGA	68-QFN, 100-ball BGA	68-QFN, 100-ball BGA
Temperature range	Industrial and Commercial	Industrial and Commercial	Industrial and Commercial	Industrial and Commercial	Industrial and Commercial	Industrial and Commercial	Industrial (88-QFN only) and Commercial	Industrial and Commercial	Industrial and Commercial


**Notes**

- DS1 and DS2 are Shared link Ports.
- BGA Industrial Grade packages are limited to 1 W of active power. For power calculations see [Table 12](#).

## Product features

### 4 Product features


#### 4.1 Shared link



**Figure 1** Application of shared link in a notebook

Shared link is an Infineon-proprietary feature that enables a USB 3.0 port to be split into an embedded SS port and a standard USB 2.0 port. Shared Link enables a maximum of eight DS ports from a four-port USB 3.0 hub.

For example, if one of the DS ports is connected to an embedded SS device, such as a USB 3.0 camera, EZ-USB™ HX3 enables the system designer to reuse the USB 2.0 signals of that specific port to connect to a standard USB 2.0 port. **Figure 1** shows how Shared Link can be used in an application.



**Figure 2** DS Port VBUS control in shared link

The shared link mode requires a separate VBUS control for the removable USB 2.0 device and the embedded SS device. **Figure 2** shows the VBUS control implementation.


To ensure that the embedded SS device does not fall back to USB 2.0 operation, an external power switch is required. This switch is controlled by EZ-USB™ HX3, which generates an output signal called DSx\_VBUSEN\_SL. This signal controls the VBUS for the embedded device.

DSx\_PWREN is another output signal generated by EZ-USB™ HX3 and controls VBUS for the removable USB 2.0 device. For example, when an overcurrent condition occurs, DSx\_PWREN turns off the port power.

Product features


### 4.2 Ghost charge

Ghost charge is an Infineon-proprietary feature for charging USB devices on the DS port when the US port is not connected to a host. For example, in a docking station with EZ-USB™ HX3 as shown in **Figure 3**, when the laptop is undocked, EZ-USB™ HX3 will emulate a dedicated charging port (DCP) to provide charge to a phone connected on a DS port.



**Figure 3** Ghost charge

When the US port is disconnected from the host, EZ-USB™ HX3 detects if any of the DS ports are connected to a device requesting charging. It determines the charging method and then switches to the appropriate signaling based on the detected charging specification as shown in **Figure 4**. The hub either emulates a USB-compliant dedicated charging port by connecting DP and DM (see the BC v1.2 specification) or other supported proprietary charging schemes.



**Figure 4** Ghost charge implementation in EZ-USB™ HX3

Ghost charge is enabled by default and can be disabled through configuration. See **Configuration options**.

## Product features

### 4.3 Vendor-command support

EZ-USB™ HX3 supports vendor-specific requests and can also enumerate as a vendor-specific device. The vendor-specific request can be used to (a) bridge USB and I<sup>2</sup>C and (b) configure EZ-USB™ HX3. This feature can be used for the following applications:


- Firmware upgrade of an external ASSP connected to EZ-USB™ HX3 through USB
- In-System programming (ISP) of an EEPROM connected to EZ-USB™ HX3 through USB

### 4.4 ACA-Dock support

In traditional USB topologies, the host provides VBUS to enable and charge the connected devices. For OTG hosts, however, an ACA-Dock provides VBUS and a method to charge the host. EZ-USB™ HX3 supports the ACA-Dock standard (see BC v1.2 specification) by integrating the functions of the adapter controller.

**Figure 5** shows the ACA-Dock system. If the ACA-Dock feature is enabled, EZ-USB™ HX3 turns on the external power switch to drive VBUS on the US port. To inform the OTG host that it is connected to an ACA-Dock, the ID pin is tied to ground using a resistor RID\_A,<sup>[3]</sup> as shown in **Figure 5**. The ACA-Dock feature can be disabled using the **Configuration options**.

For example, a BC v1.2 compliant phone such as a Sony Xperia (neo V) can be docked to a EZ-USB™ HX3-based ACA-Dock system. The phone acts as an OTG host and the ACA-Dock charges the phone connected to the US port while also powering the four DS ports.



**Figure 5** ACA-Dock support

#### Note

3. 124 k $\Omega$  is the recommended RID\_A value as per BC v1.2 specification, but some portable devices use custom

Pin Information

5 Pin Information




Figure 6 EZ-USB™ HX3 68-pin QFN 2-port pinout




Figure 7 EZ-USB™ HX3 68-pin QFN 4-port pinout

## Pin Information

	1	2	3	4	5	6	7	8	9	10
<b>A</b>	NC	NC	NC	AVDD33	DS2_DM	DS2_DP	AVDD33	US_DM	US_DP	AVDD12
<b>B</b>	NC	NC	NC	VDD_IO	VSS	AVDD33	NC	NC	NC	DVDD12
<b>C</b>	US_TXM	NC	NC	NC	NC	VSS	DS1_DP	DS1_DM	AVDD12	DS1_RXM
<b>D</b>	US_TXP	NC	NC	DVDD12	VSS	DVDD12	VSS	DVDD12	VSS	DS1_RXP
<b>E</b>	DVDD12	RREF_USB2	NC	NC	XTL_IN	XTL_OUT	VDD_IO	DS1_TXM	VSS	DVDD12
<b>F</b>	US_RXM	VSS	AVDD33	MODE_SEL[1]	DVDD12	OVRCURR	RESETN	DS1_TXP	AVDD12	DS2_RXP
<b>G</b>	US_RXP	VBUS_DS	SUSPEND	RESERVED2	MODE_SEL[0]	VDD_IO	PWR_EN	I2C_DATA	VSS	DS2_RXM
<b>H</b>	AVDD12	VBUS_US	VDD_EFUSE	RESERVED1	RREF_SS	VSS	DS2_TXM	DS2_TXP	NC	AVDD12
<b>J</b>	VSS	AVDD12	VSS	GPIO	NC	I2C_CLK	NC	NC	VSS	NC
<b>K</b>	NC	NC	DVDD12	NC	NC	NC	NC	NC	DVDD12	NC

**Figure 8 EZ-USB™ HX3 100-ball BGA pinout for CYUSB3302**

	1	2	3	4	5	6	7	8	9	10
<b>A</b>	NC	DS4_DM	DS4_DP	AVDD33	DS2_DM	DS2_DP	AVDD33	US_DM	US_DP	AVDD12
<b>B</b>	NC	NC	NC	VDD_IO	VSS	AVDD33	NC	NC	NC	DVDD12
<b>C</b>	US_TXM	NC	NC	DS3_DP	DS3_DM	VSS	DS1_DP	DS1_DM	AVDD12	DS1_RXM
<b>D</b>	US_TXP	NC	NC	DVDD12	VSS	DVDD12	VSS	DVDD12	VSS	DS1_RXP
<b>E</b>	DVDD12	RREF_USB2	NC	NC	XTL_IN	XTL_OUT	VDD_IO	DS1_TXM	VSS	DVDD12
<b>F</b>	US_RXM	VSS	AVDD33	MODE_SEL[1]	DVDD12	OVRCURR	RESETN	DS1_TXP	AVDD12	DS2_RXP
<b>G</b>	US_RXP	VBUS_DS	SUSPEND	RESERVED2	MODE_SEL[0]	VDD_IO	PWR_EN	I2C_DATA	VSS	DS2_RXM
<b>H</b>	AVDD12	VBUS_US	DVDD12	RESERVED1	RREF_SS	VSS	DS2_TXM	DS2_TXP	NC	AVDD12
<b>J</b>	VSS	AVDD12	VSS	GPIO	NC	I2C_CLK	NC	NC	VSS	DS3_RXM
<b>K</b>	DS4_TXP	DS4_TXM	DVDD12	DS4_RXP	DS4_RXM	NC	DS3_TXP	DS3_TXM	DVDD12	DS3_RXP

**Figure 9 EZ-USB™ HX3 100-ball BGA pinout for CYUSB3304**

## Pin Information

Table 2 68-QFN, 100-ball BGA pinout for CYUSB3302 and CYUSB3304

Pin name		Type	68-QFN pin#	100-BGA ball #	Description
CYUSB3302	CYUSB3304				
<b>US port</b>					
	US_RXP	I	9	G1	SuperSpeed receive plus
	US_RXM	I	8	F1	SuperSpeed receive minus
	US_TXP	O	6	D1	SuperSpeed transmit plus
	US_TXM	O	5	C1	SuperSpeed transmit minus
	US_DP	I/O	57	A9	USB 2.0 data plus
	US_DM	I/O	58	A8	USB 2.0 data minus
<b>DS1 port</b>					
	DS1_RXP	I	51	D10	SuperSpeed receive plus
	DS1_RXM	I	50	C10	SuperSpeed receive minus
	DS1_TXP	O	47	F8	SuperSpeed transmit plus
	DS1_TXM	O	48	E8	SuperSpeed transmit minus
	DS1_DP	I/O	60	C7	USB 2.0 data plus
	DS1_DM	I/O	59	C8	USB 2.0 data minus
<b>DS2 port</b>					
	DS2_RXP	I	45	F10	SuperSpeed receive plus
	DS2_RXM	I	44	G10	SuperSpeed receive minus
	DS2_TXP	O	41	H8	SuperSpeed transmit plus
	DS2_TXM	O	42	H7	SuperSpeed transmit minus
	DS2_DP	I/O	62	A6	USB 2.0 data plus
	DS2_DM	I/O	63	A5	USB 2.0 data minus
<b>DS3 port</b>					
NC	DS3_RXP	I	35	K10	SuperSpeed receive plus
NC	DS3_RXM	I	36	J10	SuperSpeed receive minus
NC	DS3_TXP	O	38	K7	SuperSpeed transmit plus
NC	DS3_TXM	O	39	K8	SuperSpeed transmit minus
NC	DS3_DP	I/O	65	C4	USB 2.0 data plus
NC	DS3_DM	I/O	64	C5	USB 2.0 data minus
<b>DS4 port</b>					
NC	DS4_RXP	I	15	K4	SuperSpeed receive plus
NC	DS4_RXM	I	14	K5	SuperSpeed receive minus
NC	DS4_TXP	O	11	K1	SuperSpeed transmit plus
NC	DS4_TXM	O	12	K2	SuperSpeed transmit minus
NC	DS4_DP	I/O	67	A3	USB 2.0 data plus
NC	DS4_DM	I/O	68	A2	USB 2.0 data minus
	OVRCURR	I	30	F6	Ganged overcurrent input
	PWR_EN	I/O	29	G7	Ganged power enable output
	NC	I/O	25	NA	NC

---

**Pin Information**
**Table 2** 68-QFN, 100-ball BGA pinout for CYUSB3302 and CYUSB3304 (continued)

Pin name		Type	68-QFN pin#	100-BGA ball #	Description
CYUSB3302	CYUSB3304				
RESERVED1		I/O	21	G4	This pin must be pulled HIGH using a 10 kΩ to VDD_IO.
RESERVED2		I	22	H4	This pin must be pulled HIGH using a 10 kΩ to VDD_IO.
<b>Mode select, clock, and reset</b>					
MODE_SEL[0]		I	23	G5	Device operation mode select bit 0; see <a href="#">Table 5</a>
MODE_SEL[1]		I	24	F4	Device operation mode select bit 1; see <a href="#">Table 5</a>
XTL_OUT		A	54	E6	Crystal out
XTL_IN		A	55	E5	Crystal in
RESETN		I	31	F7	Active LOW reset input
I2C_CLK		I/O	32	J6	I <sup>2</sup> C clock
I2C_DATA		I/O	33	G8	I <sup>2</sup> C data
SUSPEND		I/O	20	G3	Hub suspend status indicator. This pin is asserted if both the SS and USB 2.0 hubs are in the suspend state and is de-asserted when either of the hubs comes out of the suspend state.
<b>Power and ground</b>					
VDD_EFUSE		PWR	19	H3	1.2 V normal operation, 2.5 V for programming. Customers should connect to 1.2 V.
AVDD12		PWR	10, 16, 34, 46, 52, 53	A10, C9, F9, H1, H10, J2	1.2 V analog supply
GND		PWR	40	B5, C6, D5, D7, D9, E9, F2, G9, H6, J1, J3, J9	GND pin
DVDD12		PWR	1, 3, 7, 13, 27, 37, 43, 49,	B10, D4, D6, D8, E1, E10, F5, K3, K9	1.2 V core supply
VBUS_US		PWR	17	H2	This pin must be connected to VBUS from US port

---

**Pin Information**
**Table 2** 68-QFN, 100-ball BGA pinout for CYUSB3302 and CYUSB3304 (continued)

Pin name		Type	68-QFN pin#	100-BGA ball #	Description
CYUSB3302	CYUSB3304				
VBUS_DS		PWR	18	G2	This pin is used to power the Apple-charging circuit in EZ-USB™ HX3. For normal operation, connect pin to local 5 V supply to enable Apple charging and BC v1.2 charging modes (enable multi-charger mode). For BC v1.2 compliance testing or when Apple charging is not required, connect pin to GND to enable BC v1.2 charging mode (disable multi-charger mode).
AVDD33		PWR	4, 56, 61, 66	A4, A7, B6, F3	3.3 V analog supply
VDD_IO		PWR	28	B4, E7, G6	3.3 V I/O supply
<b>USB precision resistors</b>					
RREF_USB2		A	2	E2	Connect pin to a precision resistor (6.04 kΩ ±1%) to generate a current reference for USB 2.0 PHY.
RREF_SS		A	26	H5	Connect pin to a precision resistor (200 Ω ±1%) for SS PHY termination impedance calibration.

---

**Pin Information**
**Table 3 68-pin QFN, 100-ball BGA pinout for CYUSB2302 and CYUSB2304**

Pin name		Type	68-QFN pin#	100-BGA ball #	Description
CYUSB2302	CYUSB2304				
<b>US port</b>					
NC		I	9	G1	SuperSpeed receive plus
NC		I	8	F1	SuperSpeed receive minus
NC		O	6	D1	SuperSpeed transmit plus
NC		O	5	C1	SuperSpeed transmit minus
US_DP		I/O	57	A9	USB 2.0 data plus
US_DM		I/O	58	A8	USB 2.0 data minus
<b>DS1 port</b>					
NC		I	51	D10	SuperSpeed receive plus
NC		I	50	C10	SuperSpeed receive minus
NC		O	47	F8	SuperSpeed transmit plus
NC		O	48	E8	SuperSpeed transmit minus
DS1_DP		I/O	60	C7	USB 2.0 data plus
DS1_DM		I/O	59	C8	USB 2.0 data minus
<b>DS2 port</b>					
NC		I	45	F10	SuperSpeed receive plus
NC		I	44	G10	SuperSpeed receive minus
NC		O	41	H8	SuperSpeed transmit plus
NC		O	42	H7	SuperSpeed transmit minus
DS2_DP		I/O	62	A6	USB 2.0 data plus
DS2_DM		I/O	63	A5	USB 2.0 data minus
<b>DS3 port</b>					
NC	NC	I	35	K10	SuperSpeed receive plus
NC	NC	I	36	J10	SuperSpeed receive minus
NC	NC	O	38	K7	SuperSpeed transmit plus
NC	NC	O	39	K8	SuperSpeed transmit minus
NC	DS3_DP	I/O	65	C4	USB 2.0 data plus
NC	DS3_DM	I/O	64	C5	USB 2.0 data minus
<b>DS4 port</b>					
NC	NC	I	15	K4	SuperSpeed receive plus
NC	NC	I	14	K5	SuperSpeed receive minus
NC	NC	O	11	K1	SuperSpeed transmit plus
NC	NC	O	12	K2	SuperSpeed transmit minus
NC	DS4_DP	I/O	67	A3	USB 2.0 data plus
NC	DS4_DM	I/O	68	A2	USB 2.0 data minus
OVRCURR		I	30	F6	Ganged overcurrent input
PWR_EN		I/O	29	G7	Ganged power enable output

**Note**

4. These pins are Do Not Use (DNU); they must be left floating.

---

**Pin Information**
**Table 3** 68-pin QFN, 100-ball BGA pinout for CYUSB2302 and CYUSB2304 (continued)

Pin name		Type	68-QFN pin#	100-BGA ball #	Description
CYUSB2302	CYUSB2304				
NC		I/O	25	NA	NC
RESERVED1		I/O	21	G4	This pin must be pulled HIGH using a 10 kΩ to VDD_IO.
RESERVED2		I	22	H4	This pin must be pulled HIGH using a 10 kΩ to VDD_IO.
<b>Mode select, clock, and reset</b>					
MODE_SEL[0]		I	23	G5	Device operation mode select bit 0; see <a href="#">Table 5</a>
MODE_SEL[1]		I	24	F4	Device operation mode select bit 1; see <a href="#">Table 5</a>
XTL_OUT		A	54	E6	Crystal out
XTL_IN		A	55	E5	Crystal in
RESETN		I	31	F7	Active LOW reset input
I2C_CLK		I/O	32	J6	I <sup>2</sup> C clock
I2C_DATA		I/O	33	G8	I <sup>2</sup> C data
SUSPEND		I/O	20	G3	Hub suspend status indicator. This pin is asserted if both the SS and USB 2.0 hubs are in the suspend state and is de-asserted when either of the hubs comes out of the suspend state.
<b>Power and ground</b>					
VDD_EFUSE		PWR	19	H3	1.2 V normal operation, 2.5 V for programming. Customers should connect to 1.2 V.
AVDD12		PWR	10, 16, 34, 46, 52, 53	A10, C9, F9, H1, H10, J2	1.2 V analog supply
GND		PWR	40	B5, C6, D5, D7, D9, E9, F2, G9, H6, J1, J3, J9	GND pin
DVDD12		PWR	1, 3, 7, 13, 27, 37, 43, 49,	B10, D4, D6, D8, E1, E10, F5, K3, K9	1.2 V core supply
VBUS_US		PWR	17	H2	This pin must be connected to VBUS from US port

---

**Pin Information**
**Table 3** 68-pin QFN, 100-ball BGA pinout for CYUSB2302 and CYUSB2304 (continued)

Pin name		Type	68-QFN pin#	100-BGA ball #	Description
CYUSB2302	CYUSB2304				
VBUS_DS		PWR	18	G2	This pin is used to power the Apple-charging circuit in EZ-USB™ HX3. For normal operation, connect pin to local 5 V supply to enable Apple charging and BC v1.2 charging modes (enable multi-charger mode). For BC v1.2 compliance testing or when Apple charging is not required, connect pin to GND to enable BC v1.2 charging mode (disable multi-charger mode).
AVDD33		PWR	4, 56, 61, 66	A4, A7, B6, F3	3.3 V analog supply
VDD_IO		PWR	28	B4, E7, G6	3.3 V I/O supply
<b>USB precision resistors</b>					
RREF_USB2		A	2	E2	Connect pin to a precision resistor (6.04 kΩ ±1%) to generate a current reference for USB 2.0 PHY.
RREF_SS		A	26	H5	Connect pin to a precision resistor (200 Ω ±1%) for SS PHY termination impedance calibration.

Pin Information




Figure 10 EZ-USB™ HX3 88-pin QFN 2-port pinout

Pin Information




Figure 11 EZ-USB™ HX3 88-pin QFN 4-port pinout

## Pin Information

A1	A2	A3	A4	A5	A6	A7	A8	A9	A10
DS3_PWR EN	NC	NC	AVDD33	DS2_DM	DS2_DP	AVDD33	US_DM	US_DP	AVDD12
B1	B2	B3	B4	B5	B6	B7	B8	B9	B10
DS2_OVR CURR	DS2_PWR EN	DS3_AMB ER	VDD_IO	VSS	AVDD33	DS3_OVR CURR	DS3_GRE EN	DS3_LED _SS	DVDD12
C1	C2	C3	C4	C5	C6	C7	C8	C9	C10
US_TXM	DS1_AMB ER	DS2_LED _SS	NC	NC	VSS	DS1_DP	DS1_DM	AVDD12	DS1_RXM
D1	D2	D3	D4	D5	D6	D7	D8	D9	D10
US_TXP	DS1_LED _SS	DS1_GRE EN	DVDD12	VSS	DVDD12	VSS	DVDD12	VSS	DS1_RXP
E1	E2	E3	E4	E5	E6	E7	E8	E9	E10
DVDD12	RREF_US B2	DS2_GRE EN	DS2_AMB ER	XTL_IN	XTL_OUT	VDD_IO	DS1_TXM	VSS	DVDD12
F1	F2	F3	F4	F5	F6	F7	F8	F9	F10
US_RXM	VSS	AVDD33	MODE_SE L[1]	DVDD12	DS4_OVR CURR	RESETN	DS1_TXP	AVDD12	DS2_RXP
G1	G2	G3	G4	G5	G6	G7	G8	G9	G10
US_RXP	VBUS_DS	SUSPEND	RESERVE D1	MODE_SE L[0]	VDD_IO	DS4_PWR EN	I2C_DATA	VSS	DS2_RXM
H1	H2	H3	H4	H5	H6	H7	H8	H9	H10
AVDD12	VBUS_US	VDD_EFU SE	DS4_LED _SS	RREF_SS	VSS	DS2_TXM	DS2_TXP	DS4_GRE EN	AVDD12
J1	J2	J3	J4	J5	J6	J7	J8	J9	J10
VSS	AVDD12	VSS	DS4_AMB ER	US_PWRE N	I2C_CLK	DS1_PWR EN	DS1_OVR CURR	VSS	NC
K1	K2	K3	K4	K5	K6	K7	K8	K9	K10
NC	NC	DVDD12	NC	NC	US_OVRC URR	NC	NC	DVDD12	NC

Figure 12 EZ-USB™ HX3 100-ball BGA pinout for CYUSB3312

## Pin Information

A1	A2	A3	A4	A5	A6	A7	A8	A9	A10
DS3_PWREN	DS4_DM	DS4_DP	AVDD33	DS2_DM	DS2_DP	AVDD33	US_DM	US_DP	AVDD12
B1	B2	B3	B4	B5	B6	B7	B8	B9	B10
DS2_OVRCURR	DS2_PWREN	DS3_AMBER	VDD_IO	VSS	AVDD33	DS3_OVRCURR	DS3_GREEN	DS3_LED_SS	DVDD12
C1	C2	C3	C4	C5	C6	C7	C8	C9	C10
US_TXM	DS1_AMBER	DS2_LED_SS	DS3_DP	DS3_DM	VSS	DS1_DP	DS1_DM	AVDD12	DS1_RXM
D1	D2	D3	D4	D5	D6	D7	D8	D9	D10
US_TXP	DS1_LED_SS	DS1_GREEN	DVDD12	VSS	DVDD12	VSS	DVDD12	VSS	DS1_RXP
E1	E2	E3	E4	E5	E6	E7	E8	E9	E10
DVDD12	RREF_USB2	DS2_GREEN	DS2_AMBER	XTL_IN	XTL_OUT	VDD_IO	DS1_TXM	VSS	DVDD12
F1	F2	F3	F4	F5	F6	F7	F8	F9	F10
US_RXM	VSS	AVDD33	MODE_SEL[1]	DVDD12	DS4_OVRCURR	RESETN	DS1_TXP	AVDD12	DS2_RXP
G1	G2	G3	G4	G5	G6	G7	G8	G9	G10
US_RXP	VBUS_DS	SUSPEND	RESERVED1	MODE_SEL[0]	VDD_IO	DS4_PWREN	I2C_DATA	VSS	DS2_RXM
H1	H2	H3	H4	H5	H6	H7	H8	H9	H10
AVDD12	VBUS_US	VDD_EFUSE	DS4_LED_SS	RREF_SS	VSS	DS2_TXM	DS2_TXP	DS4_GREEN	AVDD12
J1	J2	J3	J4	J5	J6	J7	J8	J9	J10
VSS	AVDD12	VSS	DS4_AMBER	US_PWREN	I2C_CLK	DS1_PWREN	DS1_OVRCURR	VSS	DS3_RXM
K1	K2	K3	K4	K5	K6	K7	K8	K9	K10
DS4_TXP	DS4_TXM	DVDD12	DS4_RXP	DS4_RXM	US_OVRCURR	DS3_TXP	DS3_TXM	DVDD12	DS3_RXP

Figure 13 EZ-USB™ HX3 100-ball BGA pinout for CYUSB3314, CYUSB332x

## Pin Information

Table 4 88-Pin QFN, 100-ball BGA pinout port for CYUSB331X and CYUSB332X

Pin name		Type	Pin#	Ball#	Description
	CYUSB3314 CYUSB3324 CYUSB3326 CYUSB3328				
<b>US port</b>					
US_RXP		I	14	G1	SuperSpeed receive plus
US_RXM		I	13	F1	SuperSpeed receive minus
US_TXP		O	11	D1	SuperSpeed transmit plus
US_TXM		O	10	C1	SuperSpeed transmit minus
US_DP		I/O	71	A9	USB 2.0 data plus
US_DM		I/O	72	A8	USB 2.0 data minus
US_OVRCURR		I	39	K6	CYUSB3324/3328: Overcurrent detect input for US port in ACA-Dock mode. If ACA-Dock mode is disabled using <a href="#">Configuration options</a> , this pin must be pulled HIGH using a 10 kΩ to VDD_IO. Other part numbers: This pin must be pulled HIGH using a 10 kΩ to VDD_IO.
US_PWREN <sup>[5]</sup>		I/O	31	J5	CYUSB3324/3328: VBUS power enable output for US port in ACA-Dock mode. If ACA-Dock mode is disabled using <a href="#">Configuration options</a> , this pin can be left floating if Pin-Strap is not enabled. Other part numbers: This pin can be left floating if Pin-Strap (Pin# 63) is not enabled.
PWR_SW_POL <sup>[6]</sup>					This pin is called PWR_SW_POL in pin-strap configuration mode.
<b>DS1 port</b>					
DS1_RXP		I	61	D10	SuperSpeed receive plus
DS1_RXM		I	60	C10	SuperSpeed receive minus
DS1_TXP		O	57	F8	SuperSpeed transmit plus
DS1_TXM		O	58	E8	SuperSpeed transmit minus
DS1_DP		I/O	74	C7	USB 2.0 data plus
DS1_DM		I/O	73	C8	USB 2.0 data minus
DS1_OVRCURR		I	42	J8	Overcurrent detect input for DS1 port
DS1_PWREN <sup>[5]</sup>		I/O	38	J7	VBUS power enable output for DS1 port. When the port is disabled, this pin is in tristate.
DS1_CDP_EN <sup>[6]</sup>					This pin is called DS1_CDP_EN in pin-strap configuration mode.
DS1_AMBER <sup>[5]</sup>		I/O	2	C2	LED_AMBER output for DS1 port
ACA_DOCK <sup>[6]</sup>					This pin is called ACA-DOCK in pin-strap configuration mode.
DS1_GREEN <sup>[5]</sup>		I/O	3	D3	CYUSB3312/3314/3324: LED_GREEN output for DS1 port
DS1_VBUSEN_SL <sup>[5]</sup>					CYUSB3326/3328: VBUS power enable output for SS port 1
PORT_DISABLE[0] <sup>[6]</sup>					This pin is called PORT_DISABLE[0] in pin-strap configuration mode.

## Pin Information

Table 4 88-Pin QFN, 100-ball BGA pinout port for CYUSB331X and CYUSB332X (continued)

Pin name		Type	Pin#	Ball#	Description
CYUSB3312	CYUSB3314				
	CYUSB3324				
	CYUSB3326				
	CYUSB3328				
DS1_LED_SS <sup>[5]</sup>		I/O	4	D2	LED_SS output for DS1 port
PORT_DISABLE[1] <sup>[6]</sup>	This pin is called PORT_DISABLE[1] in pin-strap configuration mode.				

## Notes

5. This pin can be configured as a GPIO using custom firmware. For information contact [www.infineon.com](http://www.infineon.com).  
6. For pin-strap configuration details, see [Table 6](#).

DS2 port					
DS2_RXP		I	55	F10	SuperSpeed receive plus
DS2_RXM		I	54	G10	SuperSpeed receive minus
DS2_TXP		O	51	H8	SuperSpeed transmit plus
DS2_TXM		O	52	H7	SuperSpeed transmit minus
DS2_DP		I/O	76	A6	USB 2.0 data plus
DS2_DM		I/O	77	A5	USB 2.0 data minus
DS2_OVRCURR		I	1	B1	Overcurrent detect input for DS2 port
DS2_PWREN <sup>[7]</sup>		I/O	86	B2	VBUS power enable output for DS2 port. When the port is disabled, this pin is in tristate.
DS2_CDP_EN <sup>[8]</sup>	This pin is called DS2_CDP_EN in the pin-strap configuration mode.				
DS2_AMBER <sup>[7]</sup>		I/O	5	E4	LED_AMBER output for DS2 port
NON_REMOVABLE[0] <sup>[8]</sup>	This pin is called NON_REMOVABLE[0] in the pin-strap configuration mode.				
DS2_GREEN <sup>[7]</sup>		I/O	6	E3	CYUSB3312/3314/3324: LED_GREEN output for DS2 port
DS2_VBUSEN_SL <sup>[7]</sup>	CYUSB3326/3328: VBUS power enable output for SS port 2				
NON_REMOVABLE[1] <sup>[8]</sup>	This pin is called NON_REMOVABLE[1] in the pin-strap configuration mode.				
DS2_LED_SS <sup>[7]</sup>		I/O	84	C3	LED_SS output for DS2 port
PWR_EN_SEL <sup>[8]</sup>	This pin is called PWR_EN_SEL in the pin-strap configuration mode.				
DS3 port					
NC	DS3_RXP	I	45	K10	SuperSpeed receive plus
NC	DS3_RXM	I	46	J10	SuperSpeed receive minus
NC	DS3_TXP	O	48	K7	SuperSpeed transmit plus
NC	DS3_TXM	O	49	K8	SuperSpeed transmit minus
NC	DS3_DP	I/O	79	C4	USB 2.0 data plus
NC	DS3_DM	I/O	78	C5	USB 2.0 data minus
DS3_OVRCURR		I	65	B7	CYUSB3314/3324/3326/3328: Overcurrent detect input for DS3 port CYUSB3312: This pin must be pulled HIGH using a 10 kΩ to VDD_IO.

## Pin Information

Table 4 88-Pin QFN, 100-ball BGA pinout port for CYUSB331X and CYUSB332X (continued)

Pin name		Type	Pin#	Ball#	Description
	CYUSB3314 CYUSB3324 CYUSB3326 CYUSB3328				
DS3_PWREN <sup>[7]</sup>	CYUSB3312	I/O	87	A1	VBUS power enable output for DS3 port. When the port is disabled, this pin is in tristate.
DS3_CDP_EN <sup>[8]</sup>					This pin is called DS3_CDP_EN in the pin-strap configuration mode.
DS3_AMBER <sup>[7]</sup>	CYUSB3312	I/O	85	B3	LED_AMBER output for DS3 port
VID_SEL[2] <sup>[8]</sup>					This pin is called VID_SEL[2] in the pin-strap configuration mode.

## Notes

7. This pin can be configured as a GPIO using custom firmware. For information contact [www.infineon.com](http://www.infineon.com).

8. For pin-strap configuration details, see [Table 6](#).

DS3_GREEN <sup>[9]</sup>	CYUSB3312/3314/3324	I/O	64	B8	LED_GREEN output for DS3 port
DS3_VBUSEN_SL <sup>[9]</sup>					VBUS power enable output for SS port 3
VID_SEL[1] <sup>[10]</sup>					This pin is called VID_SEL[1] in the pin-strap configuration mode. For pin-strap configuration details, see <a href="#">Table 6</a> .
DS3_LED_SS <sup>[9]</sup>	CYUSB3312/3314/3324/3328	I/O	63	B9	LED_SS output for DS3 port
PIN_STRAP <sup>[10]</sup>					This pin is called PIN_STRAP in pin-strap configuration mode. When connected to VDD_IO through a 10-kΩ resistor, this pin enables pin-strap configuration mode for EZ-USB™ HX3.

## DS4 port

NC	DS4_RXP	I	20	K4	SuperSpeed receive plus
NC	DS4_RXM	I	19	K5	SuperSpeed receive minus
NC	DS4_TXP	O	16	K1	SuperSpeed transmit plus
NC	DS4_TXM	O	17	K2	SuperSpeed transmit minus
NC	DS4_DP	I/O	81	A3	USB 2.0 data plus
NC	DS4_DM	I/O	82	A2	USB 2.0 data minus
DS4_OVRCURR		I	36	F6	CYUSB3314/3324/3326/3328: Overcurrent detect input for DS4 port. CYUSB3312: This pin must be pulled HIGH using a 10 kΩ to VDD_IO.
DS4_PWREN/PWR_EN4		I/O	35	G7	VBUS power enable output for DS4 port. This pin is also used as power enable output when configured in ganged power mode using the Blaster Plus tool. When the port is disabled, this pin is in tristate.
DS4_CDP_EN <sup>[10]</sup>	This pin is called DS4_CDP_EN in the pin-strap configuration mode.				
DS4_AMBER <sup>[9]</sup>		I/O	30	J4	LED_AMBER output for DS4 port
I2C_DEV_ID <sup>[10]</sup>	This pin is called I2C_DEV_ID in the pin-strap configuration mode.				

## Pin Information

Table 4 88-Pin QFN, 100-ball BGA pinout port for CYUSB331X and CYUSB332X (continued)

Pin name		Type	Pin#	Ball#	Description
CYUSB3312	CYUSB3314				
		CYUSB3324			
		CYUSB3326			
		CYUSB3328			
DS4_GREEN <sup>[9]</sup>		I/O	43	H9	CYUSB3312/3314/3324: LED_GREEN output for DS4 port
DS4_VBUSEN_SL					CYUSB3328: VBUS power enable output for SS port 4
VID_SEL[0] <sup>[10]</sup>					This pin is called VID_SEL[0] in the pin-strap configuration mode.
DS4_LED_SS		I/O	26	H4	LED_SS output for DS4 port. The LED must be connected to GND as shown in <b>Figure 16</b> . If LED is not used, this pin must be pulled HIGH using a 10 kΩ to VDD_IO.
RESERVED1		I	27	G4	This pin must be pulled HIGH using a 10 kΩ to VDD_IO.

## Mode select, clock, and reset

MODE_SEL[0]	I	28	G5	Device operation mode select bit 0; see <b>Table 5</b>
MODE_SEL[1]	I	29	F4	Device operation mode select bit 1; see <b>Table 5</b>
XTL_OUT	A	68	E6	Crystal out
XTL_IN	A	69	E5	Crystal in
RESETN	I	37	F7	Active LOW reset input
I2C_CLK	I/O	40	J6	I <sup>2</sup> C clock
I2C_DATA	I/O	41	G8	I <sup>2</sup> C data

## Notes

9. This pin can be configured as a GPIO using custom firmware. For information contact [www.infineon.com](http://www.infineon.com).  
 10. For pin-strap configuration details, see **Table 6**.

SUSPEND	I/O	25	G3	Hub suspend status indicator. This pin is asserted if both the SS and USB 2.0 hubs are in the suspend state and is de-asserted when either of the hubs comes out of the suspend state.
---------	-----	----	----	--

## Power and ground

VDD_EFUSE	PWR	24	H3	1.2 V normal operation, 2.5 V for programming. Customers should connect to 1.2 V
AVDD12	PWR	15, 21, 44, 56, 62, 67	A10, C9, F9, H1, H10, J2	1.2 V analog supply
GND	PWR	50	B5, C6, D5, D7, D9, E9, F2, G9, H6, J1, J3, J9	GND pin
DVDD12	PWR	8, 12, 18, 33, 47, 53, 59, 83	B10, D4, D6, D8, E1, E10, F5, K3, K9	1.2 V core supply

---

**Pin Information**
**Table 4 88-Pin QFN, 100-ball BGA pinout port for CYUSB331X and CYUSB332X (continued)**

Pin name		Type	Pin#	Ball#	Description
CYUSB3312	CYUSB3314				
	CYUSB3324				
	CYUSB3326				
	CYUSB3328				
VBUS_US		PWR	22	H2	CYUSB3324/3328: Connect the VBUS_US pin to the local 5 V supply. If ACA-Dock mode is disabled using <a href="#">Configuration options</a> , this pin must be connected to VBUS from US port. Other part numbers: This pin must be connected to VBUS from US port.
VBUS_DS		PWR	23	G2	This pin is used to power the Apple-charging circuit in EZ-USB™ HX3. For normal operation, connect pin to local 5 V supply to enable Apple charging and BC v1.2 charging modes (enable multi-charger mode). For BC v1.2 compliance testing or when Apple charging is not required, connect pin to GND to enable BC v1.2 charging mode (disable multi-charger mode).
AVDD33		PWR	9, 70, 75, 80	A4, A7, B6, F3	3.3 V analog supply
VDD_IO		PWR	34, 66, 88	B4, E7, G6	3.3 V I/O supply
<b>USB precision resistors</b>					
RREF_USB2		A	7	E2	Connect pin to a precision resistor (6.04 kΩ ±1%) to generate a current reference for USB 2.0 PHY.
RREF_SS		A	32	H5	Connect pin to a precision resistor (200 Ω ±1%) for SS PHY termination impedance calibration.

## System interfaces

# 6 System interfaces

## 6.1 Upstream port (US)

This port is compliant with the USB 3.0 specification and includes an integrated 1.5 k $\Omega$  pull-up and termination resistors. It also supports ACA-Dock to enable charging an OTG host connected on the US port.

## 6.2 Downstream ports (DS1, 2, 3, 4)


DS ports are compliant with the USB 3.0 specification and integrate 15 k $\Omega$  pull-down and termination resistors. Ports can be disabled or enabled, and can be set to removable or non-removable options. BC v1.2 charging is enabled by default and can be disabled on each DS port using the configuration options (see [Configuration options](#)).

## 6.3 Communication interfaces (I<sup>2</sup>C)

The interface follows the Inter-IC Bus specification, version 3.0, with support for the standard mode (100 kHz) and the fast mode (400 kHz) frequencies. EZ-USB™ HX3 supports I<sup>2</sup>C in the slave and master modes. The I<sup>2</sup>C interface supports the multi-master mode of operation. Both the SCL and SDA signals require external pull-up resistors based on the specification. VDD\_IO for EZ-USB™ HX3 is 3.3 V and it is expected that the I<sup>2</sup>C pull-up resistors will be connected to the same supply.

## 6.4 Oscillator

EZ-USB™ HX3 requires an external crystal with a frequency of 26 MHz and an accuracy of  $\pm 150$  ppm in parallel resonant, fundamental mode. The crystal drive circuit is capable of a low-power drive level (<200  $\mu$ W). The crystal connection to the XTL\_OUT and XTL\_IN pins is shown in [Figure 14](#).



**Figure 14** Crystal connection

## 6.5 GPIOs

EZ-USB™ HX3 GPIOs are used for overcurrent sensing, controlling external power switches, and driving LEDs. These pins can sink up to 4 mA current each. GPIOs also enable pin-straps for input configuration. See [Table 6](#) for more details.

## 6.6 Power control

The PWR\_EN[1-4] and OV\_CURR[1-4] pins interface EZ-USB™ HX3 to external power switches. These pins are used to control power switches for DS port power and monitor overcurrent conditions. The power switch polarity and the power control mode (individual and ganged) can be changed using the configuration options.


## System interfaces

### 6.7 Reset

EZ-USB™ HX3 operates with two external power supplies, 3.3 V and 1.2 V. There is no power sequencing requirement between these two supplies. However, the RESETN pin should be held LOW until both these supplies become stable.

The RESETN pin can be tied to VDD\_IO through an external resistor and to ground (GND) through an external capacitor (minimum 5 ms time constant), as shown in **Figure 15**. This creates a clean reset signal for power-on reset (POR).

EZ-USB™ HX3 does not support internal brown-out detection. If the system requires this feature, an external reset should be provided on the RESETN pin when supplies are below their valid operating ranges.



**Figure 15** Reset connection

### 6.8 Configuration mode select

Configuration options are selected through the MODE\_SEL pins and the pin-strap enable pin (PIN\_STRAP). After power-up, these pins are sampled by an on-chip bootloader to determine the configuration options (see **Table 5**).

**Table 5** EZ-USB™ HX3 boot sequence

MODE SEL[1]	MODE SEL[0]	EZ-USB™ HX3 configuration modes
0	0	Reserved. Do not use this mode.
1	1	Internal ROM configuration.
0	1	I <sup>2</sup> C Master, read configuration from I <sup>2</sup> C EEPROM <sup>[11]</sup> .
1	0	I <sup>2</sup> C Slave, configure from an external I <sup>2</sup> C Master <sup>[11]</sup> .

**Note**

11. Download the firmware from [EZ -USB™ hub controller](#).

### 6.9 Configuration options

EZ-USB™ HX3 can be configured by using one of the following:

- eFuse (one-time programmable memory)
- Pin-Strap (read configuration from dedicated pins at power on)
- External I<sup>2</sup>C slave such as an EEPROM
- External I<sup>2</sup>C master

The I<sup>2</sup>C master/slave configuration overrides the pin-strap configuration. Pin-straps override the eFuse configuration, and the eFuse configuration overrides the internal ROM configuration.

## System interfaces


### 6.9.1 eFuse configuration

EZ-USB™ HX3 contains eFuses, which are OTP elements on the chip that can be electrically blown. The eFuses are read by the bootloader to determine the customer-specific configurations. eFuse programming is supported only at factory and distributor locations where programming conditions can be controlled. eFuse programming is supported under the following conditions: Temperature range of 25 °C–70 °C and programming voltage of 2.5 V–2.7 V.


### 6.9.2 Pin-Strap configuration

The pin-straps are supported for select product options (see [Table 1](#)) to provide reconfigurability without an additional EEPROM. The pin-strap configuration is enabled by pulling the Pin #63 of 88-pin QFN HIGH. [Table 6](#) shows the configuration options supported through pin-straps and the GPIOs used for this purpose. [Figure 16](#) and [Figure 17](#) show how the GPIOs need to be connected if pin-strap and LED connection are required or only pin-strap is required.

EZ-USB™ HX3 samples pin-strap GPIOs at power-up. Floating straps are considered as invalid and the default configuration is used. If PIN\_STRAP (Pin #63 of 88-pin QFN) is floating, all strap inputs are considered invalid. A GPIO is considered strapped “1” or “0” when connected with a weak pull-up (10 kΩ) or pull-down (10 kΩ) respectively. After the initial sampling at power-up and reset, the GPIOs are used in their normal functions.



**Figure 16** Pin-strap with LED or LED-only connection



**Figure 17** Pin-strap connection

## System interfaces

Table 6 Pin-strap configuration

88-pin QFN Pin #	Pin-Strap name	Strapped '0'[12]		Strapped '1'[12]	
30	I2C_DEV_ID <sup>[13]</sup>	ID 0: EZ-USB™ HX3 I <sup>2</sup> C slave address (7 bits) is 0x60. This is also the default I <sup>2</sup> C slave address for the 68-pin QFN package.		ID 1: EZ-USB™ HX3 I <sup>2</sup> C slave address (7 bits) is 0x58	
31	PWR_SW_POL	Power enable and overcurrent will be active LOW		Power enable and overcurrent will be active HIGH	
2	ACA_DOCK	Disabled		Enabled	
84	PWR_EN_SEL	Individual		Gang	
63	PIN_STRAP <sup>[14]</sup>	No pin-strapping		Pin-strapping configuration enabled	
4	PORT_DISABLE[1]	PORT_DISABLE[1:0] = b'00: DS1, DS2, DS3, DS4 active b'01: DS1, DS2, DS3 active b'10: DS1, DS2 active b'11: DS1 active Pin-straps cannot enable ports disabled by factory setting.			
3	PORT_DISABLE[0]				
6	NON_REMOVABLE[1] <sup>[15]</sup>	NON_REMOVABLE[1:0] = b'00: DS1, DS2, DS3, DS4 removable b'01: DS1, DS2, DS3 removable b'10: DS1, DS2 removable b'11: DS1 removable			
5	NON_REMOVABLE[0] <sup>[15]</sup>				
85	VID[2]	Reserved. If PIN_STRAP is enabled and CY VID is required, strap VID[2:0] to '1'.			
64	VID[1]				
43	VID[0]				
38	DS1_CDP_EN <sup>[16]</sup>	strapped '0'	strapped '1'	strapped '0'	strapped '1'
		DS1 CDP enabled	DS1 CDP disabled	DS1 CDP disabled	DS1 CDP enabled
86	DS2_CDP_EN <sup>[16]</sup>	DS2 CDP enabled	DS2 CDP disabled	DS2 CDP disabled	DS2 CDP enabled
87	DS3_CDP_EN <sup>[16]</sup>	DS3 CDP enabled	DS3 CDP disabled	DS3 CDP disabled	DS3 CDP enabled
35	DS4_CDP_EN <sup>[16]</sup>	DS4 CDP enabled	DS4 CDP disabled	DS4 CDP disabled	DS4 CDP enabled

## Notes

12. See [Figure 16](#) and [Figure 17](#).
13. I2C\_DEV\_ID is valid only when EZ-USB™ HX3 is in I<sup>2</sup>C slave mode.
14. VID, PORT\_DISABLE, NON\_REMOVABLE are group straps. If one of the pins in a group strap is floating (INVALID), that group input will be INVALID and the default will not be overwritten.
15. These DS ports are exposed ports and the connected devices can be removed.
16. DSx\_CDP\_EN will be active LOW input when PWR\_SW\_POL is set to active LOW; similarly DSx\_CDP\_EN will be active HIGH input when PWR\_SW\_POL is set to active HIGH.

## System interfaces

### 6.9.3 I<sup>2</sup>C configuration

When enabled for I<sup>2</sup>C configuration through the MODE\_SEL pins (See [Table 5](#)), EZ-USB™ HX3 can be configured as an I<sup>2</sup>C master or as an I<sup>2</sup>C slave. EZ-USB™ HX3's configuration data is a maximum of 197 bytes and EZ-USB™ HX3's firmware is 10 KB. Note that EZ-USB™ HX3's firmware also includes configuration settings.

### 6.9.4 EZ-USB™ HX3 as I<sup>2</sup>C master

EZ-USB™ HX3 reads configurations from an external I<sup>2</sup>C EEPROM with sizes ranging from 16 to 64 KB. An example of a supported EEPROM is 24LC128. Based on the contents of the bSignature and blmageType fields in [Table 8](#), EZ-USB™ HX3 performs one of the following actions:

- Loads Infineon configuration settings from the EEPROM when bSignature is “CY” and blmageType is 0xD4.
- Loads the Infineon-provided firmware from the EEPROM when bSignature is “CY” and blmageType is 0xB0. This firmware also includes configuration settings.
- If bSignature ≠ “CY”, EZ-USB™ HX3 enumerates in the vendor-specific mode.

The contents of the EEPROM can be updated with the easy-to-use [Infineon Blaster Plus](#) tool. Blaster Plus is a GUI-based tool to configure EZ-USB™ HX3. This tool allows to do the following:

- Download the Infineon-provided firmware from a PC via EZ-USB™ HX3's US port and store it on an EEPROM connected to EZ-USB™ HX3's I<sup>2</sup>C port.
- Read the configuration settings from the EEPROM. These settings are displayed in the Blaster Plus GUI. Modify settings as required.
- Write back the updated settings on to the EEPROM. In addition, an image file can be created for external use.

The EEPROM addresses for small and large EEPROM is shown in [Table 7](#).

Small EEPROM refers to one-byte address I<sup>2</sup>C EEPROM with size ranging from 128-byte to 2K-byte while Large EEPROM refers to two-byte address I<sup>2</sup>C EEPROM with size ranging from 4K-byte to 256K-byte.

**Table 7** EEPROM addresses

EEPROM type	EEPROM address	Blaster plus I <sup>2</sup> C address
Small EEPROM	0x50	0xA0
Large EEPROM	0x51	0xA2

The Blaster Plus tool, user guide, and the Infineon-provided firmware are available at [EZ -USB™ hub controller](#).

### 6.9.5 EZ-USB™ HX3 as I<sup>2</sup>C slave

An external I<sup>2</sup>C master can program the configuration settings into EZ-USB™ HX3 according to the EEPROM map in [Table 8](#). Alternatively, the EZ-USB™ HX3 firmware (<10 KB), which includes configuration settings, can also be programmed. It is recommended to use the Blaster Plus tool to create the EZ-USB™ HX3 firmware or configuration image file. EZ-USB™ HX3's I<sup>2</sup>C slave address needs to be provided while creating the image file. See [Table 6](#) for EZ-USB™ HX3's I<sup>2</sup>C slave address.

## System interfaces

Table 8 EEPROM map

I <sup>2</sup> C offset	Bits	Name	Default	Description
0	7:0	bSignature LSB (“C”)	0x43	The first byte of the 2-byte signature initialized with “CY” ASCII text. When the signature is not valid, the hub enumerates as a vendor-specific device.
1	7:0	bSignature MSB (“Y”)	0x59	The second byte of the 2-byte signature initialized with “CY” ASCII text. When the signature is not valid, the hub enumerates as a vendor-specific device.
2	7:6	bImageCTL	b’00	Reserved
	5:4	I <sup>2</sup> C Speed	b’11	b’01: 400 kHz b’11: 100 kHz
	3:1	bImageCTL	b’000	Reserved
	0	bImageCTL	0	0: Execution binary file 1: Data file
3	7:0	bImageType	0xD4	0xD4: Load only configuration 0xB0: Load firmware boot image All other bImageType will return an error code.
4	7:0	bD4Length	40	bD4Length is defined in bytes as the length from offset 5. I <sup>2</sup> C offset bytes 0–4 are the header bytes. bD4Length = 6: Only update VID, PID, and DID bD4Length = 18: Configuration options (no PHY trim) bD4Length = 40: Configuration options with PHY trim options bD4Length > 40: User must provide valid string descriptors bD4Length > 192: Error
5	7:0	VID [7:0]	0xB4	Custom Vendor ID - LSB
6	7:0	VID [15:8]	0x04	Custom Vendor ID - MSB
7	7:0	PID [7:0]	0x04	Custom Product ID (PID)
8	7:0	PID [15:8]	0x65	Default: 0x6504 If separate PID is used for USB 2.0, the USB 2.0 PID will be read from offset 35 and 36. Else, USB 2.0 PID = PID+2; Default: 0x6506 See <a href="#">Table 9</a> for other default PID values for different parts.
9	7:0	DID [7:0]	00 - 88-pin QFN, 10 - 68-pin QFN	Custom Device ID - revision - LSB
10	7:0	DID [15:8]	50	Custom Device ID - revision - MSB
11	7:0	Reserved	0	Reserved

## System interfaces

Table 8 EEPROM map (continued)

I <sup>2</sup> C offset	Bits	Name	Default	Description
12	7:4	SHARED_LINK_EN	b'0000	Enable Shared Link on DS port bit[7:4]=DS4, DS3, DS2, DS1 0: Shared Link not enabled 1: Shared Link enabled
	3:0	SHC_ACTIVE_PORTS [3:0]	b'1111	Indicates if a SuperSpeed port is active. bit[3:0] = DS4, DS3, DS2, DS1 0: Not active 1: Active
13	7:0	POWER_ON_TIME	0x32	Time (in 2-ms intervals) from the time the power-on sequence begins on a port until power is good on that port (bPwron2PwrGood)
14	7:4	REMOVABLE_PORTS [3:0]	b'1111	Indicates if the port is removable. bit[7:4]=DS4, DS3, DS2, DS1 0: Non-removable 1: Removable
	3:0	UHC_ACTIVE_PORTS [3:0]	b'1111	Indicates if a USB 2.0 port is active. bit[3:0]=DS4, DS3, DS2, DS1 0: Not active 1: Active
15	7	SS_LED_PIN_CONTROL	0	Port 1–4: SS LED disable 0: DS[1:4]_LED_SS are LEDs. The LED glows when the SS port is active and not in disabled state. 1: DS[1:4]_LED_SS are not LEDs
	6	GREEN_LED_PIN_CONTROL	0	Port 1–4: USB 2.0 Green LED disable 0: DS[1:4]_GREEN are LEDs 1: DS[1:4]_GREEN are not LEDs
	5	AMBER_LED_PIN_CONTROL	0	Port 1–4: USB 2.0 Amber LED disable 0: DS[1:4]_AMBER are LEDs 1: DS[1:4]_AMBER are not LEDs
	4	PORT_INDICATORS	1	Port indicators supported 0: Port indicators are not supported on its DS-facing ports and the USB 2.0 PORT_INDICATOR request has no effect. 1: Port indicators are supported on its DS-facing ports and the USB 2.0 PORT_INDICATOR request controls the indicators.
	3	COMPOUND_HUB	0	Identifies a compound device. 0: Hub is not part of a compound device. 1: Hub is part of a compound device.
	2:1	Reserved	0	Reserved
	0	GANG	0	1: Ganged power switch enable for all DS ports 0: Individual port power switch enable for each DS port

## System interfaces

Table 8 EEPROM map (continued)

I <sup>2</sup> C offset	Bits	Name	Default	Description
16	7	SUSPEND_INDICATOR_DISABLE	0	0: Suspend indicator enabled 1: Suspend indicator disabled
	6	SS_US_DISABLE	0	Hub mode of operation (USB 3.0 or USB 2.0) 0: USB 3.0 hub and USB 2.0 hub enabled 1: USB 3.0 hub disabled and USB 2.0 hub enabled
	5	PWR_EN_POLARITY	0	Power switch control output polarity 0: Active LOW 1: Active HIGH
	4:0	PORT_POLARITY	b'00000	USB 2.0 DP and DM swapped bit[4:0]=DS4, DS3, DS2, DS1, US 1: Port polarity swapped 0: Port polarity not swapped
17	7:5	Reserved	0	Reserved
	4	BC_ENABLE	1	0: BC v1.2 disabled 1: BC v1.2 enabled
	3	ACA_DOCK	0	If this bit is set, enable ACA-Dock on the US port
	2	APPLE_XA	0	0: Max limit for Apple charging 2.1 A 1: Max limit for Apple charging 1 A
	1	Reserved	0	Reserved
	0	GHOST_CHARGE_EN	1	0: Ghost Charging disabled 1: Ghost Charging enabled
18	7:4	CDP_EN[3:0]	b'1111	Per-port charging setting bit[7:4]=DS4, DS3, DS2, DS1 0: CDP disabled 1: CDP enabled
	3:0	DCP_EN[3:0]	b'0000	Per-port charging setting bit[3:0]=DS4, DS3, DS2, DS1 0: DCP disabled 1: DCP enabled
19	7	EMBEDDED_HUB	0	If this bit is set, the US is as an embedded port and VBUS connected to VBUS_US pin is ignored.
	6	ILLEGAL_DESCRIPTOR	1	If this bit is set, the USB 2.0 hub controller will accept both 0x00 and 0x29 as valid descriptor types. If '0', only 0x29 will be accepted as a valid descriptor type.
	5	Reserved	1	Reserved
	4	OC_POLARITY	0	Overcurrent input polarity 0: Active LOW 1: Active HIGH
	3:0	OC_TIMER	b'1000	Time in milliseconds for which the overcurrent inputs will be filtered
20	7:0	Reserved	0	Reserved

## System interfaces

Table 8 EEPROM map (continued)

I <sup>2</sup> C offset	Bits	Name	Default	Description
	7:4	Reserved	0	Reserved
21	3	STRING_DESCRIPTOR_ENABLE <sup>[16]</sup>	0	0: String descriptor support is disabled 1: String descriptor support is enabled When string descriptors are not supported, the hub controller returns a non-zero index (compile-time programmable) for each string which is supported, and 0x00 for each string not supported, as indicated by this field.
	2:0	Reserved	0	Reserved
22	7:0	Reserved	0	Reserved
23	7:6	HS_AMPLITUDE_DS4	b'00	HS driver amplitude control; HS driver current: +0% to +7.5% b'00: Default b'01: +2.5% b'10: +5% b'11: +7.5%
	5:4	HS_AMPLITUDE_DS3	b'00	
	3:2	HS_AMPLITUDE_DS2	b'00	
	1:0	HS_AMPLITUDE_DS2	b'00	
24	7:6	HS_AMPLITUDE_US	b'00	HS driver slope control for all ports b'0000: +15% b'0001: +5% b'0100: Default b'0101: -5% b'1111: -7.5%
	5:2	HS_SLOPE	b'0100	
	1:0	HS_TX_VREF	b'10	

## System interfaces

Table 8 EEPROM map (continued)

I <sup>2</sup> C offset	Bits	Name	Default	Description
25	7:3	HS_PREEMP_EN[4:0]	b'00000	HS driver pre-emphasis enable – for ports DS4, DS3, DS2, DS1, and US 0: pre-emphasis is disabled 1: pre-emphasis is enabled
	2	HS_PRE-EMP_DEPTH_DS4 <sup>[17]</sup>	0	HS driver pre-emphasis depth 0: +10% 1: +20%
	1	HS_PRE-EMP_DEPTH_DS3 <sup>[17]</sup>	0	
	0	HS_PRE-EMP_DEPTH_DS2 <sup>[17]</sup>	0	
26	7	HS_PRE-EMP_DEPTH_DS1 <sup>[17]</sup>	0	
	6	HS_PRE-EMP_DEPTH_US <sup>[17]</sup>	0	
	5	Reserved	1	Reserved
	4:1	PCS_TX_DEEMPH_DS4	0x6	USB 3.0 Tx driver de-emphasis value 0x3: -2.75 dB 0x6: -3.4 dB (Default) 0x9: -4.0 dB
	0	Reserved	0	Reserved
27	7:4	PCS_TX_DEEMPH_DS3	0x6	USB 3.0 Tx driver de-emphasis value 0x3: -2.75 dB 0x6: -3.4 dB (Default) 0x9: -4.0 dB
	3:0	PCS_TX_DEEMPH_DS2	0x6	
28	7:4	PCS_TX_DEEMPH_DS1	0x6	USB 3.0 Tx driver de-emphasis value 0x3: -2.75 dB 0x6: -3.4 dB (Default) 0x9: -4.0 dB
	3:0	PCS_TX_DEEMPH_US	0x6	
29	7	Reserved	0	Reserved
	6	Reserved	1	Reserved
	5:0	PCS_TX_SWING_FULL_DS4	0x29	Adjust launch amplitude of the transmitter 0x1F – 0.9 V 0x29 – 1.0 V (Default) 0x35 – 1.1 V 0x3F – 1.2 V
30	7:6	Reserved	0	Reserved
	5:0	PCS_TX_SWING_FULL_DS3	0x29	Adjust launch amplitude of the transmitter 0x1F – 0.9 V 0x29 – 1.0 V (Default) 0x35 – 1.1 V 0x3F – 1.2 V
31	7:6	Reserved	0	Reserved
	5:0	PCS_TX_SWING_FULL_DS2	0x29	Adjust launch amplitude of the transmitter 0x1F – 0.9 V 0x29 – 1.0 V (Default) 0x35 – 1.1 V 0x3F – 1.2 V

## System interfaces

Table 8 EEPROM map (continued)

I <sup>2</sup> C offset	Bits	Name	Default	Description
32	7:6	Reserved	0	Reserved
	5:0	PCS_TX_SWING_FULL_DS1	0x29	Adjust launch amplitude of the transmitter 0x1F – 0.9 V 0x29 – 1.0 V (Default) 0x35 – 1.1 V 0x3F – 1.2 V
33	7:6	Reserved	0	Reserved
	5:0	PCS_TX_SWING_FULL_US	0x29	Adjust launch amplitude of the transmitter 0x1F – 0.9 V 0x29 – 1.0 V (Default) 0x35 – 1.1 V 0x3F – 1.2 V
34	7:0	Reserved	0	Reserved
35	7:0	UHC_PID [7:0]_LSB	0x06	USB 2.0 PID. If bD4Length ≥ 40, USB 2.0 PID will be read from this location.
36	7:0	UHC_PID [15:8]_MSB	0x65	
37–44	7:0	Reserved	0	Eight bytes reserved for future expansion
45	7:0	bLength: LangID	4	Size of LangID (defined by spec as N+2)
46	7:0	DescType	3	String descriptor type (constant value)
47	7:0	LangID - MSB	9	String language ID - MSB of wLangID
48	7:0	LangID - LSB	4	String language ID - MSB of wLangID
49	7:0	bLength: Manufacturer (X)	54	Manufacturer string length (“bLength: LangID + bLength: Manufacturer + bLength: Product + bLength: Serial Number” should be less than or equal to 152 bytes). X ≤ 66.
50	7:0	DescType	3	String descriptor type (constant value)
51	7:0	bString: Manufacturer	‘2’, 0, ‘0’, 0, ‘1’, 0, ‘4’, 0, ‘,’ 0, ‘C’, 0, ‘y’, 0, ‘p’, 0, ‘r’, 0, ‘e’, 0, ‘s’, 0, ‘s’, 0, ‘,’ 0, ‘S’, 0, ‘e’, 0, ‘m’, 0, ‘i’, 0, ‘c’, 0, ‘o’, 0, ‘n’, 0, ‘d’, 0, ‘u’, 0, ‘c’, 0, ‘t’, 0, ‘o’, 0, ‘r’, 0	Manufacturer string: UNICODE UTF-16LE per USB 2.0 specification: “2014 Infineon Technologies AG”
49 + X	7:0	bLength: Product (Y)	22	Product string length (“bLength: LangID + bLength: Manufacturer + bLength: Product + bLength: Serial Number” should be less than or equal to 152 bytes). Y ≤ 66.
50 + X	7:0	DescType	3	String descriptor type (constant value)
51 + X	7:0	bString: Product	‘C’, 0, ‘Y’, 0, ‘,’ 0, ‘H’, 0, ‘X’, 0, ‘3’, 0, ‘,’ 0, ‘H’, 0, ‘U’, 0, ‘B’, 0	Product string: UNICODE UTF-16LE per USB 2.0 specification: “CY-EZ-USB™ HX3 HUB”
49 + X + Y	7:0	bLength: Serial Number (Z)	22	Serial number string length (“bLength: LangID + bLength: Manufacturer + bLength: Product + bLength: Serial Number” should be less than or equal to 152 bytes). Z ≤ 66.

---

**System interfaces**
**Table 8** EEPROM map (continued)

I <sup>2</sup> C offset	Bits	Name	Default	Description
50 + X + Y	7:0	DescType	3	String descriptor type (constant value)
51 + X + Y	7:0	bString: Serial Number	'1', 0, '2', 0, '3', 0, '4', 0, '5', 0, '6', 0, '7', 0, '8', 0, '9', 0, 'A', 0	Serial number string: UNICODE UTF-16LE per USB 2.0 specification: "123456789A"

**Table 9** contains example values of PID for different parts.

**Table 9** PID values

Part number	VID	PID (USB 3.0)	PID (USB 2.0)	Vendor mode PID (USB 2.0)
CYUSB3304-68LTXC, CYUSB3302-68LTXC	0x04B4	0x6500	0x6502	0x6503
CYUSB3314-88LTXC, CYUSB3312-88LTXC	0x04B4	0x6504	0x6506	0x6503
CYUSB3328-88LTXC, CYUSB3326-88LTXC	0x04B4	0x6508	0x650A	0x6507

**Note**

17. In I<sup>2</sup>C Master boot mode, if the connected EEPROM contains invalid signature or is blank, the hub will come up in Vendor mode in 2.0 configuration with a default Vendor Mode PID as mentioned in **Table 9**.

---

## EMI

### 7 EMI

EZ-USB™ HX3 meets the EMI requirements outlined by FCC 15B (USA) and EN55022 (Europe) for consumer electronics. EZ-USB™ HX3 tolerates EMI conducted by aggressors outlined by the above specifications and continues to function as expected.

---

## Electrostatic discharge (ESD)

### 8 Electrostatic discharge (ESD)

EZ-USB™ HX3 has a built-in ESD protection on all pins. The ESD protection level provided on these ports is 2.2 kV Human Body Model (HBM) based on the JESD22-A114 specification.

---

**Absolute maximum ratings****9 Absolute maximum ratings**

Exceeding maximum ratings may shorten the useful life of the device. User guidelines are not tested.

<b>Parameter</b>	<b>Ratings</b>
Storage temperature	-65°C to +150°C
Operating temperature	-40°C to +85°C
Electrostatic discharge voltage	2200 V
Oscillator of crystal frequency	26 MHz ±150 ppm
I/O voltage supply	3 V to 3.6 V
Maximum input sink current per I/O	4 mA

---

**Electrical specifications**

## 10 Electrical specifications

EZ-USB™ HX3 meets all USB-IF Electrical Compliance specifications.

### 10.1 DC electrical characteristics

**Table 10** DC electrical characteristics

Parameter	Description	Conditions	Min	Typ	Max	Unit
DVDD12	1.2 V core supply	–	1.14	1.2	1.26	V
VDD_EFUSE	eFuse supply	Normal operation	1.14	1.2	1.26	V
		Programming	2.5	2.6	2.7	V
AVDD12	1.2 V analog supply	–	1.14	1.2	1.26	V
VDD_IO	3.3 V I/O supply	–	3	3.3	3.6	V
AVDD33	3.3 V analog supply	–	3	3.3	3.6	V
V <sub>IH</sub>	Input HIGH voltage	–	0.7 × VDD_IO	–	VDD_IO	V
V <sub>IL</sub>	Input LOW voltage	–	0	–	0.3 × VDD_IO	V
V <sub>OH</sub>	Output HIGH voltage	Output HIGH voltage at I <sub>OH</sub> ≤ +4 mA	2.4	–	–	V
V <sub>OL</sub>	Output LOW voltage	Output LOW voltage at I <sub>OL</sub> ≥ –4 mA	–	–	0.4	V
I <sub>OS</sub>	Input sink current	LED GPIO usage	–	–	4	mA
I <sub>IX</sub>	Input leakage current	All I/O signals held at VDD_IO or GND	–1	–	1	μA
I <sub>OZ</sub>	Output HI-Z leakage current	–	–	–	10	μA
I <sub>CC</sub>	1.2 V supplies combined operating current	–	–	410	526	mA
I <sub>CC</sub>	3.3 V supplies combined operating current	–	–	260	286	mA
V <sub>RAMP</sub>	Voltage ramp rate on core and I/O supplies	Voltage ramp must be monotonic	0.2	–	50	V/ms
V <sub>N</sub>	Noise level permitted on core and I/O supplies	Max p-p noise level permitted on all supplies except AVDD	–	–	100	mV
V <sub>N_USB</sub>	Noise level permitted on AVDD12 and AVDD33 supply	Max p-p noise level permitted USB supply	–	–	20	mV

## Electrical specifications

### 10.2 Power consumption

**Table 11** provides the power consumption estimates for EZ-USB™ HX3 under different conditions. **Table 12** summarizes the power consumption for various combinations of devices connected to DS ports.

For example, to calculate the EZ-USB™ HX3 power consumption for three SS devices connected to DS ports (and no device connected to one DS port), and a US port connected to a USB 3.0 host:

$$\text{Power consumption} = [a] + 2*[g] = 492.5 + 2*76 = 644 \text{ mW}$$

[a] is the active power consumption for the US port connected to a USB 3.0 host and the SS device connected to the DS port. [g] is the incremental power consumption for an additional SS device connected to the DS port.

**Table 11 Power consumption estimates for various usage scenarios**

Device condition	Number and speed of DS ports connected	Typical consumption		Power (mW)	Comments
		Supply current (mA)			
		1.2 V	3.3 V		
Suspend <sup>[18]</sup>	NA	12.0	7.1	37.8	–
Active power with USB 3.0 host <sup>[19]</sup>	1 SS	204.1	75.0	492.5	[a]
	1 HS	51.2	45.2	210.7	[b]
	1 FS	51.2	34.0	173.7	[c]
	1 SS + 1 HS	218.0	103.4	602.9	[d]
Active power with USB 2.0 host <sup>[19, 20]</sup>	1 HS	51.2	45.2	210.7	[e]
	1 FS	51.2	34.0	173.7	[f]
Incremental active power for additional DS port	SS	39.4	8.7	76.0	[g]
	HS	7.0	19.8	73.7	[h]
	FS	7.0	14.2	55.2	[i]
Active power saving per disabled DS port <sup>[21]</sup>	–	10.6	9.6	44.4	[j]

**Table 12 Power consumption under various configurations**

Configuration	Number of DS devices connected with data transfer	Typical consumption		Power (mW)	Comments
		Supply current (mA)			
		1.2 V	3.3 V		
USB 3.0 4-Port Hub (USB 3.0 host)	4 SS devices	322	101	720	[a] + 3*[g]
	3 SS + 1 HS devices	297	121	755	[d] + 2*[g]
	3 SS devices	283	92	644	[a] + 2*[g]
USB 3.0 4-Port Hub with one port disabled (USB 3.0 host)	3 SS devices	272	83	600	[a] + 2*[g] - [j]
	2 SS + 1 HS devices	247	103	634	[d] + [g] - [j]
Shared Link with eight DS ports	4 SS + 4 HS devices	357	189	1052	[d] + 3*([g] + [h])
USB 2.0 4-Port Hub (USB 2.0 host)	4 HS devices	72	105	432	[e] + 3*[h]
	3 HS + 1 FS devices	72	99	413	[e] + 2*[h] + [i]

#### Notes

18. US port in low-power state (SS in U3 and USB 2.0 in L2).

19. All four DS ports are enabled.

20. US SS disabled using configuration options. See **Table 8** for I<sup>2</sup>C configuration options.

21. Power saving applicable only with a USB 3.0 host. DS ports can be disabled through configuration options.

See **Table 6** for pin-strapping and **Table 8** for I<sup>2</sup>C configuration options.

## Ordering information

# 11 Ordering information

**Table 13** lists EZ-USB™ HX3's ordering information. The table contains only the part numbers that are currently available for order. Additional part numbers for industrial temperature range can be made available on request. For more information, visit the [Infineon website](#) or contact the local sales representative.

**Table 13** Ordering information

Product	Number of DS ports	Number of shared link ports	Ghost charge	ACA dock	Temperature	Package
CYUSB3302-68LTXC	2 (USB 3.0)	0	Yes	No	0°C–70°C	68-pin QFN
CYUSB3302-68LTXI	2 (USB 3.0)	0	Yes	No	–40°C–85°C	68-pin QFN
CYUSB3304-68LTXC	4 (USB 3.0)	0	Yes	No	0°C–70°C	68-pin QFN
CYUSB3304-68LTXI	4 (USB 3.0)	0	Yes	No	–40°C–85°C	68-pin QFN
CYUSB3312-88LTXC	2 (USB 3.0)	0	Yes	No	0°C–70°C	88-pin QFN
CYUSB3312-88LTXCT	2 (USB 3.0)	0	Yes	No	0°C–70°C	88-pin QFN
CYUSB3312-88LTXI	2 (USB 3.0)	0	Yes	No	–40°C–85°C	88-pin QFN
CYUSB3312-88LTXIT	2 (USB 3.0)	0	Yes	No	–40°C–85°C	88-pin QFN
CYUSB3314-88LTXC	4 (USB 3.0)	0	Yes	No	0°C–70°C	88-pin QFN
CYUSB3314-88LTXCT	4 (USB 3.0)	0	Yes	No	0°C–70°C	88-pin QFN
CYUSB3314-88LTXI	4 (USB 3.0)	0	Yes	No	–40°C–85°C	88-pin QFN
CYUSB3314-88LTXIT	4 (USB 3.0)	0	Yes	No	–40°C–85°C	88-pin QFN
CYUSB3324-88LTXC	4 (USB 3.0)	0	Yes	Yes	0°C–70°C	88-pin QFN
CYUSB3324-88LTXCT	4 (USB 3.0)	0	Yes	Yes	0°C–70°C	88-pin QFN
CYUSB3324-88LTXI	4 (USB 3.0)	0	Yes	Yes	–40°C–85°C	88-pin QFN
CYUSB3324-88LTXIT	4 (USB 3.0)	0	Yes	Yes	–40°C–85°C	88-pin QFN
CYUSB3326-88LTXC	6 (2 USB 3.0, 2 SS, 2 USB 2.0)	2	Yes	No	0°C–70°C	88-pin QFN
CYUSB3326-88LTXCT	6 (2 USB 3.0, 2 SS, 2 USB 2.0)	2	Yes	No	0°C–70°C	88-pin QFN
CYUSB3326-88LTXI	6 (2 USB 3.0, 2 SS, 2 USB 2.0)	2	Yes	No	–40°C–85°C	88-pin QFN
CYUSB3326-88LTXIT	6 (2 USB 3.0, 2 SS, 2 USB 2.0)	2	Yes	No	–40°C–85°C	88-pin QFN
CYUSB3328-88LTXC	8 (4 SS, 4 USB 2.0)	4	Yes	Yes	0°C–70°C	88-pin QFN
CYUSB3328-88LTXCT	8 (4 SS, 4 USB 2.0)	4	Yes	Yes	0°C–70°C	88-pin QFN
CYUSB3328-88LTXI	8 (4 SS, 4 USB 2.0)	4	Yes	Yes	–40°C–85°C	88-pin QFN
CYUSB3328-88LTXIT	8 (4 SS, 4 USB 2.0)	4	Yes	Yes	–40°C–85°C	88-pin QFN
CYUSB3302-BVXC	2 (USB 3.0)	0	Yes	No	0°C–70°C	100-ball BGA
CYUSB3302-BVXI	2 (USB 3.0)	0	Yes	No	–40–85°C	100-ball BGA
CYUSB3304-BVXC	4 (USB 3.0)	0	Yes	No	0°C–70°C	100-ball BGA
CYUSB3304-BVXI	4 (USB 3.0)	0	Yes	No	–40°C–85°C	100-ball BGA
CYUSB3312-BVXC	2 (USB 3.0)	0	Yes	No	0°C–70°C	100-ball BGA
CYUSB3312-BVXI	2 (USB 3.0)	0	Yes	No	–40°C–85°C	100-ball BGA



## Packaging

## 12 Packaging

**Table 14** Package characteristics

Parameter	Description	Min	Typ	Max	Unit
T <sub>A</sub>	Operating ambient temperature	-40	-	85	°C
T <sub>J</sub>	Operating junction temperature	-40	-	125	°C
T <sub>JA</sub>	Package J <sub>A</sub> (68-pin QFN)	-	25.1	-	°C/W
T <sub>JA</sub>	Package J <sub>A</sub> (88-pin QFN)	-	23.95	-	°C/W
T <sub>JA</sub>	Package J <sub>A</sub> (100-ball BGA)	-	35	-	°C/W
T <sub>JC</sub>	Package J <sub>C</sub> (68-pin QFN)	-	1.63	-	°C/W
T <sub>JC</sub>	Package J <sub>C</sub> (88-pin QFN)	-	1.62	-	°C/W
T <sub>JC</sub>	Package J <sub>C</sub> (100-ball BGA)	-	12	-	°C/W

**Table 15** Solder reflow peak temperature

Package	Maximum peak temperature	Maximum time at peak temperature
68-pin QFN	260°C	30 seconds
88-pin QFN	260°C	30 seconds
100-ball BGA	260°C	30 seconds

**Table 16** Package moisture sensitivity level (MSL), IPC/JEDEC J-STD-2

Package	MSL
68-pin QFN	MSL 3
88-pin QFN	MSL 3
100-ball BGA	MSL 3

Package diagrams

### 13 Package diagrams




Figure 18 68-pin QFN (8 × 8 × 1.0 mm) LT68B 5.1 × 5.1 mm EPAD (Sawn) package outline (PG-VQFN-68)




Figure 19 88-pin QFN (10 × 10 × 1.0 mm) LT88B 5.3 × 5.3 EPAD (Sawn) package outline (PG-VQFN-88)

Package diagrams




Figure 20 100-ball BGA (6.0 x 6.0 x 1.0 mm) BZ100 package outline (PG-VFBGA-100)

---

**Acronyms**

## 14 Acronyms

**Table 17 Acronyms used in this document**

<b>Acronym</b>	<b>Description</b>
ACA	Accessory Charging Adapter
ASSP	Application-Specific Standard Product
BC	Battery Charging
CDP	Charging Downstream Port
DS	DownStream
DCP	Dedicated Charging Port
DNU	Do Not Use
DWG	Device Working Group
EEPROM	Electrically Erasable Programmable Read-Only Memory
FS	Full-Speed
FW	FirmWare
GND	GrouND
GPIO	General-purpose input/output
HS	Hi-Speed
ISP	In-System Programming
I/O	Input/Output
LS	Low-Speed
NC	No Connect
OTG	On-The-Go
PID	Product ID
POR	power-on reset
ROM	read-only memory
SCL	serial clock
SDA	serial data
SS	SuperSpeed
TT	Transaction Translator
US	upstream
VID	Vendor ID

---

## Reference

### 15 Reference

- [1] Infineon Technologies AG: *USB 2.0 Specification*; [Available online](#)
- [2] Infineon Technologies AG: *USB 3.0 Specification*; [Available online](#)
- [3] Infineon Technologies AG: *Specification*; [Available online](#)

---

**Document conventions**

## 16 Document conventions

### 16.1 Units of measure

**Table 18 Units of measure**

Symbol	Unit of Measure
°C	degree celsius
Ω	ohm
Gbps	Gigabit per second
KB	kilobyte
kHz	kilohertz
kΩ	kilo-ohm
Mbps	megabit per second
MHz	megahertz
μA	microampere
mA	milliampere
ms	millisecond
mW	milliwatt
ns	nanosecond
ppm	parts per million
V	volt

Silicon revision history

## 17 Silicon revision history

This datasheet is applicable for the USB-IF certified (TID# 330000060) EZ-USB™ HX3 Rev. \*D and Rev. \*C silicon.

Rev. \*D: This Silicon revision improves the yield of EZ-USB™ HX3, and is drop-in compatible for all the part numbers. There is no need to change the board design or layout to use the EZ-USB™ HX3 Rev. \*D silicon. Products are completely compatible with the EZ-USB™ HX3 Rev. \*C silicon.

Rev. \*C: This silicon revision fixes the errata applicable to the Rev. \*A silicon.

The following table defines the changes between Rev. \*A, Rev. \*C, and Rev. \*D silicon.

No.	Items	Part numbers	Rev. *A	Rev. *C	Rev. *D
1	USB-IF Compliance	All	Requires firmware on external EEPROM	No external EEPROM required	No external EEPROM required
2	FS-only hub or host connected to EZ-USB™ HX3 Upstream Port	All	Not supported	Supported	Supported
3	Suspend Power	All	90 mW	37.8 mW	37.8 mW

### 17.1 Method of identification

Markings on row 3 of the EZ-USB™ HX3 package differentiate Rev. \*D silicon from Rev. \*C silicon and Rev. \*A silicon as indicated in the example below. Infineon maintains traceability of product to wafer level, including wafer fabrication location, through the lot number marked on the package.



---

**Revision history**
**Revision history**

Document revision	Date	Description of Change
*E	02/21/2014	Changed status from Preliminary to Final.
*F	02/25/2014	Post to external web.
*G	03/14/2014	Updated <b>System interfaces</b> : Updated <b>Configuration options</b> : Updated <b>EZ-USB™ HX3 as I2C slave</b> : Updated <b>Table 8</b> .
*H	08/01/2014	Updated <b>Features</b> : Replaced “USB 3.0-Certified Hub, TID# 330000047” with “USB 3.0-Certified Hub, TID# 330000060”. Updated <b>Electrical specifications</b> : Updated <b>Power consumption</b> : Updated <b>Table 11</b> : Removed “Host not attached”, “Suspend with host attached” Device Conditions and their corresponding details. Added “Suspend” Device Condition and its corresponding details. Removed Errata.
*I	08/22/2014	Added <b>Silicon revision history</b> .
*J	09/15/2014	Added 100-ball BGA Package related information in all instances across the document. Updated <b>Ordering information</b> : Updated <b>Table 13</b> : Updated part numbers. Updated <b>Package diagrams</b> : Added spec 51-85209 *D.
*K	11/28/2014	Updated <b>EZ-USB™ HX3 product options</b> : Updated <b>Table 1</b> . Updated <b>Pin Information</b> : Updated <b>Table 4</b> .
*L	01/20/2015	Updated <b>Pin Information</b> : Updated <b>Figure</b> . Updated <b>Figure</b> . Updated <b>Table 4</b> . Added <b>Packaging</b> . Updated <b>Package diagrams</b> : spec 51-85209 – Changed revision from *D to *E.
*M	02/24/2015	No technical updates.
*N	05/13/2015	Updated <b>Package diagrams</b> : spec 001-76569 – Changed revision from *A to *B. Updated <b>Silicon revision history</b> : Updated description and table below. Updated <b>Method of identification</b> : Updated description and figure below.

---

**Revision history**

Document revision	Date	Description of Change
*O	11/25/2015	Updated <b>EZ-USB™ HX3 product options</b> : Updated <b>Table 1</b> : Added CYUSB2302-68LTXI and CYUSB2304-68LTXI part numbers related information. Updated <b>Ordering information</b> : Updated <b>Table 13</b> : Updated part numbers. Completing Sunset Review.
*P	10/20/2016	Updated <b>Features</b> : Replaced “USB 3.0-Certified Hub, TID# 330000060” with “USB-IF Certified Hub, TID# 330000060, 30000074”. Updated <b>Package diagrams</b> : spec 51-85209 – Changed revision from *E to *F. Updated to new template. Completing Sunset Review.
*Q	05/03/2017	Updated Cypress Logo and Copyright.
*R	01/25/2018	Updated <b>EZ-USB™ HX3 product options</b> : Updated <b>Table 1</b> : Replaced “CYUSB2302-68LTXI” with “CYUSB2302” in column heading. Replaced “CYUSB2304-68LTXI” with “CYUSB2304” in column heading. Updated <b>Ordering information</b> : Updated <b>Table 13</b> : Updated part numbers. Updated <b>Ordering code definitions</b> . Updated to new template.
*S	03/13/2019	Updated <b>Pin Information</b> : Updated <b>Table 2</b> . Updated <b>Table 3</b> . Updated <b>Table 4</b> . Updated <b>System interfaces</b> : Updated <b>Configuration options</b> : Updated <b>EZ-USB™ HX3 as I2C master</b> : Updated description. Added <b>Table 7</b> . Updated <b>EZ-USB™ HX3 as I2C slave</b> : Updated description. Updated <b>Table 8</b> . Added <b>Table 9</b> .
*T	04/30/2019	Updated to new template.
*U	09/20/2024	Updated <b>Ordering information</b> : Removed obsolete part numbers CYUSB3324 BVXC and CYUSB3324 BVXI. Updated <b>Table 1</b> and <b>Table 14</b> .
*V	02/11/2026	Updated to Infineon template. Updated title from “HX3 USB 3.0 Hub” to “EZ-USB™ HX3 USB 3.2 Gen 1 Hub”. Updated <b>General description</b> .

## Trademarks

All referenced product or service names and trademarks are the property of their respective owners.

**Edition 2026-02-11**

**Published by**

**Infineon Technologies AG**

**81726 Munich, Germany**

**© 2026 Infineon Technologies AG.  
All Rights Reserved.**

**Do you have a question about this document?**

**Email:**

[erratum@infineon.com](mailto:erratum@infineon.com)

**Document reference**

**001-73643 Rev. \*V**

## IMPORTANT NOTICE

Products which may also include samples and may be comprised of hardware or software or both ("Product(s)") are sold or provided and delivered by Infineon Technologies AG and its affiliates ("Infineon") subject to the terms and conditions of the frame supply contract or other written agreement(s) executed by a customer and Infineon or, in the absence of the foregoing, the applicable Sales Conditions of Infineon. General terms and conditions of a customer or deviations from applicable Sales Conditions of Infineon shall only be binding for Infineon if and to the extent Infineon has given its express written consent.

For the avoidance of doubt, Infineon disclaims all warranties of non-infringement of third-party rights and implied warranties such as warranties of fitness for a specific use/purpose or merchantability.

Infineon shall not be responsible for any information with respect to samples, the application or customer's specific use of any Product or for any examples or typical values given in this document.

The data contained in this document is exclusively intended for technically qualified and skilled customer representatives. It is the responsibility of the customer to evaluate the suitability of the Product for the intended application and the customer's specific use and to verify all relevant technical data contained in this document in the intended application and the customer's specific use. The customer is responsible for properly designing, programming, and testing the functionality and safety of the intended application, as well as complying with any legal requirements related to its use.

Unless otherwise explicitly approved by Infineon, Products may not be used in any application where a failure of the Products or any consequences of the use thereof can reasonably be expected to result in personal injury. However, the foregoing shall not prevent the customer from using any Product in such fields of use that Infineon has explicitly designed and sold it for, provided that the overall responsibility for the application lies with the customer.

Infineon expressly reserves the right to use its content for commercial text and data mining (TDM) according to applicable laws, e.g. Section 44b of the German Copyright Act (UrhG). If the Product includes security features: Because no computing device can be absolutely secure, and despite security measures implemented in the Product, Infineon does not guarantee that the Product will be free from intrusion, data theft or loss, or other breaches ("Security Breaches"), and Infineon shall have no liability arising out of any Security Breaches.

If this document includes or references software:

The software is owned by Infineon under the intellectual property laws and treaties of the United States, Germany, and other countries worldwide. All rights reserved. Therefore, you may use the software only as provided in the software license agreement accompanying the software. If no software license agreement applies, Infineon hereby grants you a personal, non-exclusive, non-transferable license (without the right to sublicense) under its intellectual property rights in the software (a) for software provided in source code form, to modify and reproduce the software solely for use with Infineon hardware products, only internally within your organization, and (b) to distribute the software in binary code form externally to end users, solely for use on Infineon hardware products. Any other use, reproduction, modification, translation, or compilation of the software is prohibited. For further information on the Product, technology, delivery terms and conditions, and prices, please contact your nearest Infineon office or visit

<https://www.infineon.com>.