

-2 V to 70 V Wide Input Voltage Range, 2.2 MHz High Bandwidth, Current-Sense Amplifier with PWM Rejection and Gain 20 V/V

FEATURES

- ▶ 2.2 MHz small signal, -3 dB bandwidth
- ▶ In-package Trim Core (DigiTrim™)
 - ▶ Precision without chopping and/or autozero
 - ▶ Typical $\pm 0.21 \mu\text{V}/^\circ\text{C}$ offset drift
 - ▶ Maximum $\pm 200 \mu\text{V}$ voltage-offset over temperature range
 - ▶ Typical DC CMRR: 142 dB
 - ▶ Typical AC CMRR at 50 kHz: 96 dB
- ▶ Wide common-mode input voltage range
 - ▶ -2 V to +70 V, continuous operation
 - ▶ -20 V to +85 V, continuous survival
- ▶ Initial gain: 20 V/V
- ▶ Wide operating temperature range: -40°C to $+125^\circ\text{C}$
- ▶ Bidirectional operation
- ▶ 2.9 V to 5.5 V power-supply operating range
- ▶ Available in 8-lead SOIC_N, 8-lead MSOP, and 10-lead MSOP packages
- ▶ AEC-Q100 qualified for automotive applications

APPLICATIONS

- ▶ In-phase or high-side current sensing in
 - ▶ Motor control in BLDC motors, low-inductance motors
 - ▶ Bidirectional 48 V to 12 V DC-DC converters
 - ▶ Solenoid controls
 - ▶ Power rail monitoring
- ▶ Low-side current sensing
- ▶ Datacenter power supply unit (PSU) and battery backup unit (BBU)

TYPICAL APPLICATION CIRCUIT




Figure 1. AD8410A in BLDC Motor Control Application

GENERAL DESCRIPTION

The AD8410A¹ is a high voltage, high bandwidth current-sense amplifier. The device features an initial gain of 20 V/V, with a 2.2 MHz bandwidth with a maximum $\pm 0.13\%$ gain error over the entire temperature range. The buffered output voltage directly interfaces with any typical converter. The AD8410A has a minimum DC common-mode rejection ratio (CMRR) of 123 dB from -2 V to +70 V. The AD8410A performs bidirectional current measurements across a shunt resistor in a variety of industrial and automotive applications.

The AD8410A offers breakthrough performance throughout the -40°C to $+125^\circ\text{C}$ temperature range. The device features an in-package trim core, which leads to a typical offset drift of $\pm 0.21 \mu\text{V}/^\circ\text{C}$ (based on Box Method, see [Figure 57](#)) throughout the operating temperature range and the common-mode voltage range without the need for chopping and autozero clocks (which could lead to intermodulation in the application). The device includes circuitry to achieve a wide input common-mode range and balanced input bias currents, regardless of input differential voltage or common-mode voltage, and circuitry to achieve ultra-low CMRR drift. The device also includes circuitry to enable output accuracy in the presence of pulse-width modulation (PWM) type input common-mode voltages. The AD8410A is available in 8-lead SOIC_N, 8-lead MSOP, and 10-lead MSOP packages.




Figure 2. Input Common-Mode Step Response (0 V to 60 V), $V_S = 5 \text{ V}$, Inputs Shorted

¹ Protected by U.S. patent numbers 10,312,865 and 10,587,228.

-2 V to 70 V Wide Input Voltage Range, 2.2 MHz High Bandwidth, Current-Sense Amplifier with PWM Rejection and Gain 20 V/V

FUNCTIONAL BLOCK DIAGRAM




Figure 3. Functional Block Diagram

TABLE OF CONTENTS

Features.....	1
Applications	1
TYPICAL APPLICATION CIRCUIT	1
General Description	1
FUNCTIONAL BLOCK DIAGRAM	2
Revision History	4
Specifications.....	5
Absolute Maximum Ratings	8
Thermal Resistance	8
Electrostatic Discharge (ESD) RATINGS	9
ESD Ratings for AD8410A	9
ESD Caution	9
Pin Configurations and Function Descriptions	10
Pin Descriptions.....	10
Pin Descriptions.....	11
Typical Performance Characteristics	12
Theory of Operation.....	19
Current Sense Layout Guidelines	20
Choosing a Shunt Resistor	20
Shunt Resistor Connection	20
Output Offset Adjustment.....	21
Unidirectional Operation	21
Bidirectional Operation	22
External Referenced Output	22
Splitting the Supply.....	23
Splitting an External Reference	23
Offset Voltage Terminology	24
Applications Information.....	26
Motor Control.....	26
Solenoid Control.....	27
Input Filter	28
Overcurrent Detection.....	29
Pinout Option Engineered for FMEA	32
Outline Dimensions.....	33

Ordering Guide.....35

REVISION HISTORY

REVISION	DATE	DESCRIPTION	PAGES CHANGED
C	3/25	Updated Electrical Characteristics Updated Equation 2	5 24
B	10/24	Updated General Description, Features, Applications Updated Electrical Characteristics table Added Thermal Resistance (Table 3) Added ESD Ratings tables (Table 4, Table 5, and Table 6) Added 10-Lead MSOP Pin Configuration (Figure 5), Pin Descriptions (Table 8) Added Note 2 Rearranged Typical Performance Characteristics 6-47 Updated Figure 58 Added Pinout Option Engineered for FMEA section Updated Outline Dimensions Updated Ordering Guide	1 5, 6 8 9 11 11 12-18 25 33 35 36
A	7/23	Changes to Data Sheet Title Changes to Features Section Changes to General Description Section Changes to Voltage Swing to GND (OUT - GND) Parameter and Voltage Swing to V_S (V_S - OUT) Parameter, Table 1 Changes to Table 3 Added Table 5, Renumbered Sequentially Changes to Figure 4 Caption Changes to Typical Performance Characteristics Section Added Figure 11, Renumbered Sequentially Added Current Sense Layout Guidelines Section Added Choosing a Shunt Resistor Section Added Shunt Resistor Connection Section, Figure 48, and Figure 49 Changes to Box Method Section Changes to Bowtie Method Section Changes to Overcurrent Detection Section Updated Outline Dimensions Changes to Ordering Guide Changes to Evaluation Boards Added Automotive Products Section	1 1 1 4 6 6 7 8 9 16 16 16 19 19 22 24 24 24 24
0	2/23	Initial Version	

SPECIFICATIONS

Table 1. Electrical Characteristics

($T_A = -40^{\circ}\text{C}$ to $+125^{\circ}\text{C}$ (operating temperature range), supply voltage (V_S) = 5 V, ground (GND) = 0 V, Input Common-Mode Voltage (VCM) = -IN, +IN = 12 V, and $V_{REF1} = V_{REF2} = 2.5$ V, unless otherwise noted.)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
GAIN						
Initial	A_V			20		V/V
Error Over Temperature	A_{V_ERROR}	Specified temperature range			0.13	%
Gain vs. Temperature	A_{V_TC}				±6	ppm/°C
VOLTAGE-OFFSET (Referred to input (RTI))						
Over Temperature	V_{OS}	Specified temperature range ¹			±200	μV
Offset Drift	V_{OS_TC}	Box method (see Figure 58)		±0.21	±0.71	μV/°C
		Bowtie method (-40°C to 25°C) (see Figure 59)			±1.84	μV/°C
		Bowtie method (25°C to 125°C) (see Figure 59)			±1.51	μV/°C
INPUT						
Total Input-Bias Current ²	I_B	+IN = -IN = 0 V, $V_S = V_{REF1} = 5$ V, $V_{REF2} = 0$ V	-10.0			μA
		+IN = -IN = 12 V, $V_S = V_{REF1} = V_{REF2} = 0$ V, $T_A = 25^{\circ}\text{C}$		44		μA
		+IN = -IN = 12 V, $V_S = V_{REF1} = 5$ V, $V_{REF2} = 0$ V			350	μA
		+IN = -IN = 48 V, $V_S = V_{REF1} = V_{REF2} = 0$ V, $T_A = 25^{\circ}\text{C}$		178		μA
		+IN = -IN = 48 V, $V_S = V_{REF1} = 5$ V, $V_{REF2} = 0$ V			484	μA
Input Offset Current	I_{OS}	+IN = -IN = 0 V			1.0	μA
		8-lead SOIC, 8-lead MSOP +IN = -IN = 12 V			2.5	μA
Input Offset Current	I_{OS}	10-lead MSOP +IN = -IN = 12 V			2.6	μA
		+IN = -IN = 48 V			2.7	μA
Input Voltage Range	IVR	Input Voltage Range	-2		+70	V

($T_A = -40^{\circ}\text{C}$ to $+125^{\circ}\text{C}$ (operating temperature range), supply voltage (V_S) = 5 V, ground (GND) = 0 V, Input Common-Mode Voltage (V_{CM}) = -IN, +IN = 12 V, and $V_{REF1} = V_{REF2} = 2.5$ V, unless otherwise noted.)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Common-Mode Rejection Ratio	CMRR	Specified temperature range, DC, $V_{CM} = -2$ V to $+70$ V	123	142		dB
		$T_A = 25^{\circ}\text{C}$, frequency = 10 kHz		110		dB
		$T_A = 25^{\circ}\text{C}$, frequency = 50 kHz		96		dB

OUTPUT

Voltage Swing to GND (OUT - GND)		Load resistance (R_L) = 10 k Ω			5	mV
Voltage Swing to V_S (V_S - OUT)		Load resistance (R_L) = 10 k Ω			16	mV
Output Resistance		$T_A = 25^{\circ}\text{C}$		0.2		Ω
Maximum Capacitive-Load		No continuous oscillation, $T_A = 25^{\circ}\text{C}$		4.7		nF

DYNAMIC RESPONSE

Small Signal, -3 dB Bandwidth	$f_{-3\text{dB}}$	$T_A = 25^{\circ}\text{C}$		2.2		MHz
Slew Rate	SR	$T_A = 25^{\circ}\text{C}$		10		V/ μs

NOISE

0.1 Hz to 10 Hz (RTI)	$V_{N,p-p}$	$T_A = 25^{\circ}\text{C}$		8		$\mu\text{V p-p}$
Spectral Density, 1 kHz (RTI)	V_N	$T_A = 25^{\circ}\text{C}$		47		nV/ $\sqrt{\text{Hz}}$
Spectral Density, 10 kHz (RTI)	V_N	$T_A = 25^{\circ}\text{C}$		38		nV/ $\sqrt{\text{Hz}}$

OFFSET ADJUSTMENT

Ratiometric Accuracy ³		V_{REF} pins divider to supply	0.499		0.501	V/V
Accuracy, Referred to the Output (RTO)		V_{REF} error when using an external reference of 2.5 V applied to V_{REF1} and V_{REF2} in parallel			± 1	mV/V
$V_{REF1,2}$ Input Voltage Range			GND		V_S	V
$V_{REF1,2}$ Divider Resistor Values				60		k Ω

POWER SUPPLY

Operating Voltage Range	V_S		2.9		5.5	V
Quiescent Current	I_q	Output voltage (V_{OUT}) = 2.5 V DC, $T_A = 25^{\circ}\text{C}$		7.8		mA

($T_A = -40^{\circ}\text{C}$ to $+125^{\circ}\text{C}$ (operating temperature range), supply voltage (V_S) = 5 V, ground (GND) = 0 V, Input Common-Mode Voltage (V_{CM}) = -IN, +IN = 12 V, and $V_{REF1} = V_{REF2} = 2.5$ V, unless otherwise noted.)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
		$V_{OUT} = 2.5$ V DC			10.8	mA
Power Supply Rejection Ratio	PSRR	V_S from 3 V to 5 V, Specified temperature range	84	120		dB
TEMPERATURE RANGE						
For Specified Performance		Operating temperature range	-40		+125	$^{\circ}\text{C}$

¹ Guaranteed by test and characterization

² To see input bias current per pin, see [Figure 15](#) and [Figure 16](#).

³ The offset adjustment is ratiometric to the power supply when V_{REF1} and V_{REF2} are used as dividers between the supplies.

ABSOLUTE MAXIMUM RATINGS

$T_A = 25^\circ\text{C}$ unless otherwise specified.

Table 2. Absolute Maximum Ratings

PARAMETER	RATING
Supply Voltage (V_S to GND)	6V
Input Voltage Range, Continuous Common-Mode (+IN to GND)	-20V to +85V
Input Voltage Range, Continuous Common-Mode (-IN to GND)	-20V to +85V
Input Voltage Range, Continuous Differential (+IN to -IN)	$\pm 20\text{V}$
$V_{\text{REF}1}, V_{\text{REF}2}$	GND - 0.3 V to $V_S + 0.3\text{ V}$
Reverse Supply Voltage	0.3V
Operating Temperature Range	-40°C to $+125^\circ\text{C}$
Storage Temperature Range	-65°C to $+150^\circ\text{C}$
Output Short-Circuit Duration	Indefinite

Stresses at or above those listed under Absolute Maximum Ratings may cause permanent damage to the product. This is a stress rating only; functional operation of the product at these or any other conditions above those indicated in the operational section of this specification is not implied. Operation beyond the maximum operating conditions for extended periods may affect product reliability.

Thermal Resistance

Thermal performance is directly linked to PCB design and operating environment. Close attention to PCB thermal design is required.

θ_{JA} is the natural convection, junction-to-ambient thermal resistance measured in a one cubic foot sealed enclosure. θ_{JB} is the junction-to-board thermal resistance. θ_{JCT} is the junction-to-case thermal resistance.

Table 3. Thermal Resistance

Package Type ¹	θ_{JA}	θ_{JB}	θ_{JCT}	Unit
R-8	142.8	140.6	64.1	$^\circ\text{C}/\text{W}$
RM-8	152	120.6	59.7	$^\circ\text{C}/\text{W}$
RM-10	172.6	144.2	33.3	$^\circ\text{C}/\text{W}$

¹ Thermal impedance simulated values are based on a JEDEC 2S2P thermal test board for θ_{JA} , JEDEC 2S2P thermal impedance with ring style cold plate attached to PCB for θ_{JB} , and a JEDEC 1S0P thermal test board for θ_{JCT} . See JEDEC JESD-51.

Electrostatic Discharge (ESD) RATINGS

The following ESD information is provided for handling of ESD-sensitive devices in an ESD protected area only.

Human body model (HBM) per ANSI/ESDA/JEDEC JS-001.

Field-induced robotic charged device model (FICDM) per ANSI/ESDA/JEDEC JS-002

ESD Ratings for AD8410A

Table 4. AD8410A, 8-Lead SOIC_N

ESD Model	Withstand Threshold (V)	Class
HBM	± 4000	3A
FICDM	± 750	C2B

Table 5. AD8410A, 8-Lead MSOP

ESD Model	Withstand Threshold (V)	Class
HBM	± 4000	3A
FICDM	± 750	C2B

Table 6. AD8410A, 10-Lead MSOP

ESD Model	Withstand Threshold (V)	Class
FICDM	± 1000	C3

ESD Caution



ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS




Figure 4. 8-Lead MSOP and 8-Lead SOIC Pin Configuration

Pin Descriptions

Table 7. Pin Descriptions

PIN	NAME	DESCRIPTION
1	–IN	Negative Input.
2	GND	Ground.
3	VREF2	Reference Input 2.
4	NC	No Connect. ¹
5	OUT	Output.
6	V _S	Supply Voltage.
7	VREF1	Reference Input 1.
8	+IN	Positive Input.




Figure 5. 10-Lead MSOP Pin Configuration

Pin Descriptions

Table 8. Pin Descriptions

PIN	NAME	DESCRIPTION
1	–IN	Negative Input.
2	NC	No Connect. ²
3	GND	Ground.
4	V _{REF2}	Reference Input 2.
5	NC	No Connect. ¹
6	OUT	Output.
7	V _S	Supply Voltage.
8	V _{REF1}	Reference Input 1.
9	NC	No Connect. ²
10	+IN	Positive Input.

¹ This pin is connected internally to the die. It can be left floating or tied to GND.

² This pin is not connected internally and is used for FMEA requirement to isolate the voltages at the input pins. It should be left floating.

TYPICAL PERFORMANCE CHARACTERISTICS




Figure 6. Offset Voltage vs. Temperature




Figure 7. Offset Voltage vs. Temperature, Normalize at 25°C







Figure 8. CMRR vs. Frequency

Figure 9. Typical Small Signal Bandwidth, $V_{OUT} = 200 \text{ mVp-p}$ Figure 10. Input Common-Mode Step Response (0 V to 12 V), $V_s = 5 \text{ V}$, Inputs ShortedFigure 11. Input Common-Mode Step Response (0 V to 48 V), $V_s = 5 \text{ V}$, Inputs Shorted




Figure 12. Offset Voltage vs. Common-Mode Voltage




Figure 13. Gain Error vs. Temperature







Figure 14. Total Output Error vs. Differential Input Voltage

Figure 15. Bias Current Per Input Pin vs. V_{CM} , $V_S = 5$ VFigure 16. Bias Current Per Input Pin vs. V_{CM} , $V_S = 0$ V, $R_L = 10$ k Ω Figure 17. Input Offset Current vs. V_{CM} at Various Temperatures




Figure 18. Supply Current vs. Input V_{CM} at Various Temperatures and Supply Voltages




Figure 19. Supply Current vs. Temperature at Various Supply Voltages




Figure 20. Rise Time, $V_S = 2.9 V$




Figure 21. Rise Time, $V_S = 5 V$




Figure 22. Fall Time, $V_S = 2.9 V$




Figure 23. Fall Time, $V_S = 5 V$







Figure 24. Differential Overload Recovery, Rising, $V_s = 2.9\text{ V}$ Figure 25. Differential Overload Recovery, Rising, $V_s = 5\text{ V}$ Figure 26. Differential Overload Recovery, Falling, $V_s = 2.9\text{ V}$ Figure 27. Differential Overload Recovery, Falling, $V_s = 5\text{ V}$ 

Figure 28. Small Signal Response for Various Capacitive Loads

Figure 29. Large Signal Response, Rising, $V_s = 5\text{ V}$




Figure 30. Large Signal Response, Falling, $V_S = 5\text{ V}$




Figure 31. Maximum Output Sink Current vs. Temperature at Various Supply Voltages




Figure 32. Maximum Output Source Current vs. Temperature at Various Supply Voltages




Figure 33. Output Voltage Range from Positive Rail vs. Output Source Current




Figure 34. Output Voltage Range from Ground vs. Output Sink Current




Figure 35. Start-Up Response




Figure 36. Gain Nonlinearity vs. Output Voltage, $V_s = 5\text{ V}$




Figure 37. PSRR vs. Frequency




Figure 38. Spectral Density, RTI




Figure 39. 0.1 Hz to 10 Hz Noise, RTI




Figure 40. Total Harmonic Distortion + Noise (THD + N) vs. Frequency




Figure 41. Output Response for 100 kHz, 20% Duty-Cycle, Sawtooth Waveform, Input Voltage (V_{IN}) = 10 mV p-p




Figure 42. Output Response for 100 kHz, 80% Duty-Cycle, Sawtooth Waveform, Input Voltage (V_{IN}) = 10 mV p-p




Figure 43. CMRR vs. Temperature




Figure 44. CMRR Distribution




Figure 45. Offset Voltage (V_{OS}) Distribution, RTI




Figure 46. Gain Error Distribution




Figure 47. Gain Error Drift Distribution

THEORY OF OPERATION

The AD8410A is a wide input voltage range, high bandwidth current-sense amplifier with PWM rejection that uses a unique architecture to accurately amplify the small differential current shunt voltages in the presence of rapidly changing common-mode voltages.

In typical applications, the AD8410A measures the current by amplifying the voltage across a shunt resistor connected to the inputs by a gain of 20 V/V (see [Figure 48](#)).

The AD8410A design provides excellent common-mode rejection, even with PWM common-mode inputs that can change at fast rates, such as 1 V/ns. The AD8410A has internal deglitch circuitry that helps to reduce the negative effects (such as the amplitude and settling time) of the output response in the presence of common-mode PWM input signals typically found in the applications for current-sense amplifiers. When there is a large common-mode transient at the input of the AD8410A, the output of the AD8410A is held at the last value for about 1 μ s. This allows the change in the amplitude of the output of the AD8410A after a VCM step to remain low and undisturbed. After the typical 1 μ s deglitch time, the output begins to settle to the appropriate value based on the differential voltage across the shunt resistor at the inputs (see [Figure 10](#) and [Figure 11](#)).




Figure 48. Typical Application

The AD8410A features an in-package trim core, which leads to a typical offset drift of $\pm 0.21 \mu\text{V}/^\circ\text{C}$ throughout the operating temperature range and the common-mode voltage range without the need for chopping and autozero clocks (which could lead to intermodulation in the application). This architecture does not compromise bandwidth, which is typically rated at 2.2 MHz.

The reference input pins, $V_{\text{REF}1}$ and $V_{\text{REF}2}$, are tied through 60 k Ω resistors to the positive input of the main amplifier, which allows the output offset to be adjusted anywhere in the output operating range. The gain is 1 V/V from the reference pins to the output when the reference pins are used in parallel. When the reference pins are used to divide the supply, the gain is 0.5 V/V.

The AD8410A offers breakthrough performance without compromising the robust application needs typical of solenoid control, motor control, or DC-DC converters. The ability to reject PWM input common-mode voltages, and the DigiTrim architecture providing low offset and offset drift, allows the AD8410A to deliver total accuracy for these demanding applications.

CURRENT SENSE LAYOUT GUIDELINES

Choosing a Shunt Resistor

There are different factors to consider in selecting the appropriate shunt resistor, including the resistor value, size, cost, tolerance, power dissipation, and thermal drift.

Commonly, the resistor value is selected based upon the desired maximum differential voltage generated at the highest expected current, while considering the power loss budget. Another consideration is to ensure the output is maximized at full-scale current, taking full advantage of the available system dynamic range. Choosing the shunt resistor, R_{SHUNT} , value is often a compromise between these two considerations.

$$R_{SHUNT} = V_{DIFF, MAX} / I_{MAX} \quad (1)$$

The shunt resistor tolerance directly affects the accuracy of the overall gain error of the current measurement. The AD8410A is specified to have a maximum gain error of 0.13% over the specified temperature range from -40°C to $+125^{\circ}\text{C}$. For optimal performance, select a 0.1% shunt resistor (or with lower tolerance) that does not introduce more gain error than the AD8410A.

The power dissipation in the shunt resistor is calculated using the equation: $P = I^2R$. Thus, a higher resistance results in higher power dissipation. Power dissipation in the shunt resistor leads to self heating, resulting in an increase in the temperature of the shunt resistor. Any change in shunt resistor temperature due to self heating can result in a nonlinear error. Selecting a shunt resistor with a low temperature coefficient minimizes any self heating of the shunt and minimizes any thermal nonlinearities.

The thermal drift of the voltage developed across the shunt resistor varies in relationship to the power dissipated by the resistor.

Shunt Resistor Connection

The shunt resistor, R_{SHUNT} , is connected between the input pins of the current sense amplifier, which is shown in [Figure 49](#). Typically, the shunt resistor has very low resistance. Thus, it is recommended to use a Kelvin (4-wire) connection on the shunt to achieve high accuracy current sense measurement. A proper Kelvin connection avoids sensing across any parasitic PCB trace resistance.




Figure 49. Shunt Resistor Layout

There are different ways to make the Kelvin connection to the R_{SHUNT} resistor. [Figure 50](#) shows a test board of five different layouts to verify which is the best layout to optimize high-current sensing accuracy. Based on the Analog Dialogue article, "Optimize High-Current Sensing Accuracy by Improving Pad Layout of Low-Value Shunt Resistors" (Volume 46, June 2012), the sense points must be considered by placing them at the outer extremity of the resistor. The article shows that it was experimentally determined that the layouts with the lowest errors are Style C and Style D. Layout Style C is preferred because component placement tolerance issues are less likely to arise. Without a Kelvin connection, measuring across the top pad (i.e. across the main high current pad) of footprint E in [Figure 51](#), there is

about a 22.8% error. Therefore, it is better to use a Kelvin connection when using a low-value R_{SHUNT} to obtain more accurate current sense measurements.




Figure 50. Sample R_{SHUNT} Layout Board

OUTPUT OFFSET ADJUSTMENT

The output of the AD8410A can be adjusted for unidirectional or bidirectional operation.

Unidirectional Operation

Unidirectional operation allows the AD8410A to measure currents through a resistive shunt in one direction. The basic modes for unidirectional operation are ground referenced output mode and V_S referenced output mode. For unidirectional operation, the output can be set at the negative rail (near ground) or at the positive rail (near V_S) when the differential input is 0 V. The output moves to the opposite rail when a correct polarity differential input voltage is applied. The required polarity of the differential input depends on the output voltage setting. If the output is set at the positive rail, the input polarity must be negative to decrease the output. If the output is set at ground, the polarity must be positive to increase the output.

Ground Referenced Output Mode

When using the AD8410A in ground referenced output mode, both referenced inputs are tied to the GND pin, which causes the output to sit at the negative rail when there are zero differential volts at the input (see Figure 51).




Figure 51. Ground Referenced Output

V_S Referenced Output Mode

V_S referenced output mode is set when both reference pins are tied to the positive supply. This mode is typically used when the diagnostic scheme requires detection of the amplifier and the wiring before power is applied to the load (see [Figure 52](#)).




Figure 52. V_S Referenced Output

Bidirectional Operation

Bidirectional operation allows the AD8410A to measure the currents through a resistive shunt in two directions.

In this case, the output is set anywhere within the output range. Typically, the output is set at half-scale for an equal range in both directions. In some cases, however, the output is set at a voltage other than half-scale when the bidirectional current is nonsymmetrical.

Adjusting the output is accomplished by applying DC voltage to the reference inputs. V_{REF1} and V_{REF2} are tied to internal resistors that connect to an internal node. There is no operational difference between the reference pins.

External Referenced Output

Tie V_{REF1} and V_{REF2} together and to a reference to produce an output equal to the reference voltage when there is no differential input (see [Figure 53](#)). The output decreases with respect to the reference voltage when the input is negative, relative to the $-IN$ pin, and increases when the input is positive, relative to the $-IN$ pin.




Figure 53. External Referenced Output

Splitting the Supply

By tying one reference pin to the V_S pin and the other reference pin to the GND pin, the output is set at half of the supply when there is no differential input (see [Figure 54](#)). The benefit of this configuration is that an external reference is not required to offset the output for bidirectional current measurement. Tying one reference pin to the V_S pin and the other reference pin to the GND pin creates a midscale offset that is ratiometric to the supply, which means that if the supply increases or decreases, the output remains at half the supply. For example, if the supply is 5.0 V, the output is at half-scale or 2.5 V. If the supply increases by 10% (to 5.5 V), the output increases to 2.75 V.




Figure 54. Split Supply

Splitting an External Reference

Use the internal reference resistors to divide an external reference by 2 with an accuracy of approximately 0.5%. Split an external reference by connecting one V_{REFX} pin to the GND pin and the other V_{REFX} pin to the reference voltage (see [Figure 55](#)).




Figure 55. Split External Reference

OFFSET VOLTAGE TERMINOLOGY

BOX METHOD

The AD8410A features an in-package trim core, which leads to a typical offset drift of $\pm 0.21 \mu\text{V}/^\circ\text{C}$ (using the Box Method) throughout the operating temperature range and the common-mode voltage range. This architecture does not compromise bandwidth, but the offset voltage drift signatures for the AD8410A vary part to part as shown in the [Figure 56](#). After observing the minimum and maximum value for V_{OS} over the full temperature range from -40°C to 125°C , the V_{OS} in $\mu\text{V}/^\circ\text{C}$ is calculated for each part using the box method.




Figure 56. Offset Voltage vs. Temperature

A visual representation of this box method calculation and the mean value for the V_{OS} drift using the box method is shown in [Figure 57](#). Based on the mean (Typ) value of $\pm 0.21 \mu\text{V}/^\circ\text{C}$ and the standard deviation of the box method drift of the 120 parts from [Figure 56](#), a user can calculate a value (see Equation 2) for a guarantee V_{OS} drift by characterization, $\pm 0.71 \mu\text{V}/^\circ\text{C}$.

$$\pm \text{MAX}(\text{ABS}(\text{mean} \pm 5 \times (\text{standard deviation}))) \quad (2)$$

This is valid from -40°C to 125°C temperature range




Figure 57. Box Method

BOWTIE METHOD

Typically, in the applications where the AD8410A is used, a calibration is done at 25°C. If a single point calibration at 25°C is done on the 120 parts as shown in [Figure 56](#), this creates a plot shown in [Figure 59](#). For each part, the slope of the line from 25°C to -40°C is calculated and the slope from 25°C to 125°C for each part is calculated. The mean and standard deviation for the slope of all the parts from 25°C to -40°C is then calculated. The V_{OS} max drift of $\pm 1.84 \mu\text{V}/^\circ\text{C}$ using the bowtie method is then calculated using Equation 2. The mean and standard deviation for the slope of all the parts from 25°C to 125°C is then calculated. The V_{OS} max drift of $1.51 \mu\text{V}/^\circ\text{C}$ using the bowtie method is then calculated using Equation 2. The red lines in [Figure 58](#) represent the worst-case V_{OS} drift slopes using the bowtie method that a user can guarantee through characterization. Calibrating at 25°C allows the max V_{OS} over the full temp range to be reduced to $\sim \pm 151 \mu\text{V}$, as opposed to the $\pm 200 \mu\text{V}$ listed in the Specifications section as the max V_{OS} over temperature (with no calibration).




Figure 58. Bowtie Method

Solenoid Control

High-Side Current Sense with a Low-Side Switch

In the case of a high-side current sense with a low-side switch, the PWM control switch is ground referenced. Connect an inductive load (solenoid) to a power supply and place a resistive shunt between the switch and the load (see [Figure 61](#)). An advantage of placing the shunt on the high side is that the entire current, including the recirculation current, is measurable because the shunt remains in the loop when the switch is off. In addition, diagnostics are enhanced because shorts to ground are detected with the shunt on the high side.

In this circuit configuration, when the switch is closed, the commonmode voltage decreases to near the negative rail. When the switch is open, the voltage reversal across the inductive load causes the common-mode voltage to be held one diode drop above the battery by the clamp diode.




Figure 61. Low-Side Switch

High-Side Current Sense with a High-Side Switch

The high-side current sense with a high-side switch configuration minimizes the possibility of unexpected solenoid activation and excessive corrosion due to constant battery draw (see [Figure 62](#)). In this case, both the switch and the shunt are on the high side. When the switch is off, the battery is removed from the load, which prevents damage from potential shorts to ground while still allowing the recirculating current to be measured and to provide diagnostics. Removing the power supply from the load for the majority of the time that the switch is open minimizes the corrosive effects that can be caused by the differential voltage between the load and ground.

When using a high-side switch, the battery voltage is connected to the load when the switch is closed, causing the common-mode voltage to increase to the same value as the battery voltage. In this case, when the switch is open, the voltage reversal across the inductive load causes the common-mode voltage to be held one diode drop below ground by the clamp diode.




Figure 62. High-Side Switch

High Rail Current Sensing

In the high rail current sensing configuration, the shunt resistor is referenced to the battery. High voltage is present at the inputs of the current-sense amplifier. When the shunt is battery referenced, the AD8410A produces a linear ground-referenced analog output. Additionally, the AD8214 provides an overcurrent detection signal in <100 ns (see Figure 63). This feature is useful in high current systems where fast shutdown in overcurrent conditions is essential.




Figure 63. High Rail Current Sensing

Input Filter

In typical applications, such as motor control and solenoid current sensing, filtering at the input of the AD8410A can be beneficial in reducing differential noise, as well as transients and current ripples flowing through the input shunt resistor. Also, it is recommended to filter at the input of the AD8410A to further reduce the electromagnetic interference (EMI). The EMI specifications vary depending on the application. Filter at the input if the output cannot be filtered because filtering at the output changes the low output impedance seen by the components attached to the output of the AD8410A. The +IN and -IN pins of the AD8410A have balanced input-bias currents. The input series resistors, R1 and R2 in Figure 65, must be the same measured value not to add large offset voltage on the output of the device as a result of R1 and R2. It is recommended to keep R1 and R2 at or below 100 Ω . In Figure 64, C1 and C3 must be the same value.

For example, at 48 V common-mode, when using a 10 Ω resistor for R1 and R2, the estimated maximum error that is seen on the input of the AD8410A (V_{ErrorRTI}) due to the R1 and R2 resistors in the input filter is:

$$V_{\text{ErrorRTI}} = 10 \Omega \times 2.7 \mu\text{A} = 27 \mu\text{V} \quad (3)$$

Where 2.7 μA is the maximum input offset current at 48 V input common mode, as listed in [Table 1](#).

The EMI filter has two different bandwidths, common-mode and differential. The differential bandwidth defines the frequency response of the filter with a differential input signal applied between the two inputs of the amplifier, +IN and -IN.

The -3 dB differential bandwidth for the filter is:

$$BW_{\text{DIFF}} = \frac{1}{2\pi \times R1 \times ((2 \times C2) + C1)} \quad (4)$$

The common-mode bandwidth defines what a common-mode RF signal sees between GND and the +IN and -IN of the amplifier tied together.

The -3 dB common-mode bandwidth for the filter is:

$$BW_{\text{CM}} = \frac{1}{2\pi \times R1 \times C1} \quad (5)$$

Keep the resistor values to a 1% tolerance and the filter capacitors to a 5% tolerance to assist with reducing AC common-mode rejection (CMR) errors. Choose C2 to be at least 10 \times larger than C1 or C3 to reduce AC CMR errors, which are caused by component mismatching.




Figure 64. Input Filter

Overcurrent Detection

In several current sensing applications, it is required to quickly detect when the current exceeds a certain threshold in the presence of a fault condition for safety concerns. As mentioned in the High Rail Current Sensing section, the AD8214 can be used for overcurrent detection in high current systems where fast shutdown in overcurrent conditions is essential.

Another common practice for overcurrent detection in current-sense applications is to use a comparator on the output of the current-sense amplifier. [Figure 65](#) and [Figure 66](#) show typical configurations for monitoring current and using a comparator for overcurrent detection in unidirectional current and bidirectional currents, respectively.

Choose the values of R1 and R2 in [Figure 65](#) and [Figure 66](#) to set the threshold voltage at which the overcurrent detection trips. For example, for the bidirectional overcurrent detection configuration shown in [Figure 67](#), if the shunt resistance (R_{SHUNT}) is 25 mΩ, and it is required to trip the overcurrent detection at ±3 A, use Equation 6, Equation 7, and Equation 8 to find the R1 value after choosing an arbitrary value for R2. Choose, $R_2 = 4800\ \Omega$, and $V_S = 5\text{ V}$.

Threshold voltage (V_{THR}) is the voltage that the output of the AD8410A must reach to trip the overcurrent detection. If it is required that the overcurrent detection trips at 3 A, then:

$$V_{THR} = 3\text{ A} \times R_{SHUNT} \times 20\text{ V/V} + 2.5\text{ V} \quad (6)$$

The 2.5 V is added because the references are set up in split supply mode, then:

$$V_{THR} = 3\text{ A} \times 25\text{ m}\Omega \times 20\text{ V/V} + 2.5\text{ V} = 4\text{ V} \quad (7)$$

After V_{THR} is known, use the following Equation 8 to find R1:

$$R_1 = \frac{R_2(V_S - V_{THR})}{V_{THR}} = \frac{4800\Omega \times (5\text{V} - 4\text{V})}{4\text{V}} \quad (8)$$

$$= 1200\ \Omega$$

For the second ADCMP601, keep the same values for R1 and R2. Attach the V_N pin to the output of the AD8410A, attach R2 to the 5 V supply, attach R1 to ground, and attach the V_P pin to the connection between R2 and R1 to allow negative overcurrent detection (as shown in [Figure 66](#)).

Therefore, when the output of the AD8410A reaches as shown in Equation 9, then the output of the ADCMP601 used for negative overcurrent detection trips high.

$$(2.5\text{ V} - 3\text{ A} \times 25\text{ m}\Omega \times 20\text{ V/V}) = 1\text{ V} \quad (9)$$




Figure 65. Unidirectional Overcurrent Detection



Pinout Option Engineered for FMEA

The AD8410A is available in a 10-lead MSOP pinout option engineered for FMEA. This FMEA tolerant pinout is designed to meet stringent requirements and to conditionally survive single faults that are a result of common printed circuit board (PCB) defects, as described in Table 9 and Table 10. NC pins are inserted between -IN and GND, as well as between +IN and V_{REF1} . These NC pins effectively isolate the voltages at the input pins, which may range from -2 V to +70 V, from adjacent pins that prevent the occurrence of unrecoverable faults.

Table 9. Behavior as a Result of Adjacent Pin to Pin Shorts

Pin Number	Adjacent Pins Shorted	Behavior
1,2	-IN and NC	The circuit behaves normally.
2,3	NC and GND	The circuit behaves normally.
3,4	GND and V_{REF2}	The operating range of V_{REF2} is from GND to V_S . Therefore, shorting V_{REF2} to GND does not represent a fault. For example, if the 10-lead MSOP AD8410A reference pins are configured to split the supply with V_{REF2} tied to GND, the circuit behaves normally. A system error occurs, however, if V_{REF2} is tied either to V_S or to a different external reference because GND is shorted to V_S or to the external reference voltage on the PCB.
4,5	V_{REF2} and NC	The circuit behaves normally.
5,6	OUT and V_S	OUT approaches V_S voltage.
6,7	V_S and V_{REF1}	The operating range of V_{REF1} is from GND to V_S . Therefore, shorting V_{REF1} to V_S does not represent a fault. For example, if the 10-lead MSOP AD8410A reference pins are configured to split the supply with V_{REF1} tied to V_S , the circuit behaves normally. A system error occurs, however, if V_{REF1} is tied either to GND or to a different external reference because V_S is shorted to GND or to the external reference voltage on the PCB.
8,9	V_{REF1} and NC	The circuit behaves normally.
9,10	NC and +IN	The circuit behaves normally.

Table 10. Behavior as a Result of Open Pin, Split Supply Setup (V_{REF1} to V_S and V_{REF2} to GND), $V_S = 5$ V, -IN = +IN = 12 V

Pin Number	Pin Opened	Behavior
1	-IN	OUT is undetermined, but is limited between GND and V_S .
2	NC	The circuit behaves normally.
3	GND	The output voltage range is limited to 0.7 V to V_S and the device receives the ground through an ESD diode on V_{REF2} .
4	V_{REF2}	OUT approaches V_S .
5	NC	The circuit behaves normally.
6	OUT	No OUT signal.
7	V_S	The device is powered through an ESD diode between the V_{REF1} pin and V_S pin. The output voltage range is limited to GND to $V_S - 0.7$ V.
8	V_{REF1}	OUT approaches GND.
9	NC	The circuit behaves normally.
10	+IN	OUT is undetermined, but is limited between GND and V_S .

OUTLINE DIMENSIONS




Figure 67. 8-Lead Standard Small Outline Package [SOIC_N] Narrow Body (R-8) Dimensions Shown in millimeters and (inches)





Figure 68. 8-Lead Mini Small Outline Package [MSOP] Narrow Body (RM-8) Dimensions Shown in millimeters and (inches)



COMPLIANT TO JEDEC STANDARDS MO-187-BA

Figure 69. 10-Lead Mini Small Outline Package [MSOP] Narrow Body (RM-10) Dimensions Shown in millimeters and (inches)

ORDERING GUIDE

Table 11. Ordering Guide

Model ^{1, 2}	TEMPERATURE RANGE	PACKAGE DESCRIPTION	Packing Quantity	PACKAGE OPTION	Marking Code
AD8410AWBRZ	–40°C to +125°C	8-Lead SOIC_N		R-8	
AD8410AWBRZ-RL	–40°C to +125°C	8-Lead SOIC_N	Reel, 2500	R-8	
AD8410AWBRMZ	–40°C to +125°C	8-Lead MSOP		RM-8	A52
AD8410AWBRMZ-RL	–40°C to +125°C	8-Lead MSOP	Reel, 3000	RM-8	A52
AD8410AWBRMZ-10	–40°C to +125°C	10-Lead MSOP		RM-10	A5N
AD8410AWBRMZ-10RL	–40°C to +125°C	10-Lead MSOP	Reel, 3000	RM-10	A5N

¹ Z = RoHS Compliant Part.

² W = Qualified for Automotive Applications.

EVALUATION BOARDS

Model ¹	Description
AD8410AR-EVALZ	Evaluation Board for 8-Lead Standard Small Outline Package [SOIC_N]
AD8410ARM-EVALZ	Evaluation Board for 8-Lead Mini Small Outline Package [MSOP]
AD8410ARM-10-EVALZ	Evaluation Board for 10-Lead Mini Small Outline Package [MSOP]

¹ Z = RoHS Compliant Part.

AUTOMOTIVE PRODUCTS

The AD8410A models are available with controlled manufacturing to support the quality and reliability requirements of automotive applications. Note that these automotive models may have specifications that differ from the commercial models; therefore, designers should review the Specifications section of this data sheet carefully. Only the automotive grade products shown are available for use in automotive applications. Contact your local Analog Devices account representative for specific product ordering information and to obtain the specific Automotive Reliability reports for these models.

ALL INFORMATION CONTAINED HEREIN IS PROVIDED "AS IS" WITHOUT REPRESENTATION OR WARRANTY. NO RESPONSIBILITY IS ASSUMED BY ANALOG DEVICES FOR ITS USE, NOR FOR ANY INFRINGEMENTS OF PATENTS OR OTHER RIGHTS OF THIRD PARTIES THAT MAY RESULT FROM ITS USE. SPECIFICATIONS ARE SUBJECT TO CHANGE WITHOUT NOTICE. NO LICENCE, EITHER EXPRESSED OR IMPLIED, IS GRANTED UNDER ANY ADI PATENT RIGHT, COPYRIGHT, MASK WORK RIGHT, OR ANY OTHER ADI INTELLECTUAL PROPERTY RIGHT RELATING TO ANY COMBINATION, MACHINE, OR PROCESS, IN WHICH ADI PRODUCTS OR SERVICES ARE USED. TRADEMARKS AND REGISTERED TRADEMARKS ARE THE PROPERTY OF THEIR RESPECTIVE OWNERS. ALL ANALOG DEVICES PRODUCTS CONTAINED HEREIN ARE SUBJECT TO RELEASE AND AVAILABILITY.