MOSFET - Power, Single, **N-Channel, ChipFET Package**

30 V, 8.2 A

Features

- Trench Technology
- Low R_{DS(on)} to Minimize Conduction Losses
- Leadless ChipFET Package has 40% Smaller Footprint than TSOP-6
- Excellent Thermal Capabilities

This is a Pb-Free Device

Applications

- Load Switching
- DC-DC Converters
- Low Side Switching

MAXIMUM RATINGS (T_J = 25°C unless otherwise noted)

Param	Symbol	Value	Unit		
Drain-to-Source Voltag	V_{DSS}	30	V		
Gate-to-Source Voltage	е		V_{GS}	±20	V
Continuous Drain		T _A = 25°C	I _D	6.6	Α
Current R _{θJA} (Note 1)		T _A = 85°C		4.8	
Power Dissipation R _{0JA} (Note 1)	Steady	T _A = 25°C	P _D	1.5	W
Continuous Drain	State	T _A = 25°C	I _D	4.9	Α
Current R _{θJA} (Note 2)		T _A = 85°C		3.6	
Power Dissipation R _{0JA} (Note 2)		T _A = 25°C	P _D	0.8	W
Continuous Drain		T _A = 25°C	I _D	8.2	Α
Current $R_{\theta JA}$, $t \le 5 s$ (Note 1)	Steady State	T _A = 85°C		5.9	
Power Dissipation R _{θJA} (Note 1)	State	T _A = 25°C	P _D	2.2	W
Pulsed Drain Current	TA = 25° t _p = 10 μ	,	I _{DM}	32	Α
Operating Junction and	T _J , T _{STG}	–55 to 150	°C		
Source Current (Body D	I _S	2.6	Α		
Single Pulse Drain-to-Source Avalanche Energy T_J = 25°C, V_{DD} = 50 V, V_{GS} = 10 V, I_L = 20 A_{pk} , L = 0.1 mH, R_G = 25 Ω			EAS	20	mJ
Lead Temperature for S (1/8" from case for 1		urposes	TL	260	°C


Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.



ON Semiconductor®

http://onsemi.com

V _{(BR)DSS}	R _{DS(on)} Max	I _D Max
30 V	22 mΩ @ 10 V	8.2 A
00 1	27 mΩ @ 4.5 V	0.271



N-Channel MOSFET

MARKING DIAGRAM AND PIN ASSIGNMENT



ChipFFT **CASE 1206A** STYLE 1



NTHS4166N/D

466 = Specific Device Code = Month Code = Pb-Free Package

ORDERING INFORMATION

Device	Package	Shipping [†]
NTHS4166NT1G	ChipFET (Pb-Free)	3000/Tape & Reel

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specification Brochure, BRD8011/D.

- Surface Mounted on FR4 Board using 1 in sq. pad, 1 oz Cu.
 Surface Mounted on FR4 Board using the minimum recommended pad size.

THERMAL RESISTANCE RATINGS

Parameter	Symbol	Max	Unit
Junction-to-Ambient - Steady State (Note 3)	$R_{ heta JA}$	86	°C/W
Junction-to-Ambient – t ≤ 5 s (Note 3)	$R_{ heta JA}$	57	
Junction–to–Ambient – t ≤ 5 s (Note 4)	$R_{ heta JA}$	155	
Junction-to-Foot (Drain) Steady State (Note 3)	$R_{ heta JF}$	20	

- 3. Surface Mounted on FR4 Board using 1 in sq. pad, 1 oz Cu.4. Surface Mounted on FR4 Board using the minimum recommended pad size.

ELECTRICAL CHARACTERISTICS (T_J = 25°C unless otherwise noted)

Parameter	Symbol	Test Conditions		Min	Тур	Max	Units
OFF CHARACTERISTICS					-	-	-
Drain-to-Source Breakdown Voltage	V _{(BR)DSS}	$V_{GS} = 0 \text{ V}, I_D = 250 \mu\text{A}$		30			V
Drain-to-Source Breakdown Voltage Temperature Coefficient	V _{(BR)DSS} /T _J				18.3		mV/°C
Zero Gate Voltage Drain Current	I _{DSS}	$V_{GS} = 0 \text{ V}, V_{DS} = 30 \text{ V}$	T _J = 25°C			1.0	μΑ
			T _J = 125°C			10	1
Gate-to-Source Leakage Current	I _{GSS}	V _{DS} = 0 V, V _{GS} = 1	±20 V			±100	nA
ON CHARACTERISTICS (Note 5)							
Gate Threshold Voltage	V _{GS(TH)}	$V_{GS} = V_{DS}$, $I_D = 2$	50 μΑ	1.1		2.3	V
Negative Threshold Temperature Coefficient	V _{GS(TH)} /T _J				5.5		mV/°C
Drain-to-Source On-Resistance	R _{DS(on)}	V _{GS} = 10 V, I _D = 4	4.9 A		18	22	mΩ
		V _{GS} = 4.5 V, I _D =	3.7 A		23	27	1
Forward Transconductance	9FS	V _{DS} = 5 V, I _D = 4.9 A			9.0		S
CHARGES AND CAPACITANCES					•	•	
Input Capacitance	C _{ISS}	V _{GS} = 0 V, f = 1.0 MHz, V _{DS} = 15 V			900		pF
Output Capacitance	C _{OSS}				210		
Reverse Transfer Capacitance	C _{RSS}				140		1
Total Gate Charge	Q _{G(TOT)}				9.2		nC
Threshold Gate Charge	Q _{G(TH)}	V _{GS} = 4.5 V, V _{DS} = 15 V	/ I- 40A		0.85		
Gate-to-Source Charge	Q _{GS}	VGS = 4.5 V, VDS = 15 V	7, ID = 4.9 A		2.86		
Gate-to-Drain Charge	Q_{GD}				3.84		1
Total Gate Charge	Q _{G(TOT)}	V _{GS} = 10 V, V _{DS} = 15 V	′, I _D = 4.9 A		18		nC
Gate Resistance	R_{G}				1.6		
SWITCHING CHARACTERISTICS (Not	e 6)						
Turn-On Delay Time	t _{d(on)}				12		ns
Rise Time	t _r	V_{GS} = 4.5 V, V_{DS} = 15 V, I_{D} = 4.9 A, R_{G} = 3.0 Ω			13		1
Turn-Off Delay Time	t _{d(off)}				16		1
Fall Time	t _f				5.0		1
Turn-On Delay Time	t _{d(on)}				8.0		ns
Rise Time	t _r	V _{GS} = 10 V, V _{DS} =	15 V,		11		1
Turn-Off Delay Time	t _{d(off)}	$I_D = 4.9 \text{ A}, R_G = 3$			20		1
Fall Time	t _f				4.0		1


- Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 2%.
 Switching characteristics are independent of operating junction temperatures.

ELECTRICAL CHARACTERISTICS (T_J = 25°C unless otherwise noted)

Parameter	Symbol	Test Conditions		Min	Тур	Max	Units		
DRAIN-SOURCE DIODE CHARACTERISTICS									
Forward Diode Voltage	V_{SD}	$V_{GS} = 0 \text{ V}, I_S = 5.2 \text{ A}$	$T_J = 25^{\circ}C$		0.83	1.0	V		
			T _J = 125°C		0.7				
Reverse Recovery Time	t _{RR}	V _{GS} = 0 V, I _S = 5.2 A, dI _S /dt = 100 A/μs			16		ns		
Charge Time	t _a				7.5				
Discharge Time	t _b				8.5				
Reverse Recovery Charge	Q _{RR}	1			6.0		nC		

^{5.} Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 2%.
6. Switching characteristics are independent of operating junction temperatures.


TYPICAL PERFORMANCE CURVES



 $V_{DS} \ge 10 \text{ V}$ V_{DS}

Figure 1. On-Region Characteristics

Figure 2. Transfer Characteristics







Figure 3. On-Resistance vs. Gate-to-Source Voltage

Figure 4. On–Resistance vs. Drain Current and Gate Voltage






Figure 5. On–Resistance Variation with Temperature

Figure 6. Drain-to-Source Leakage Current vs. Drain Voltage

TYPICAL PERFORMANCE CURVES




Figure 7. Capacitance Variation




Figure 8. Gate-To-Source and Drain-To-Source
Voltage vs. Total Charge




Figure 9. Resistive Switching Time Variation vs. Gate Resistance




Figure 10. Diode Forward Voltage vs. Current




Figure 11. Maximum Rated Forward Biased Safe Operating Area





Figure 12. Maximum Avalanche Energy vs. Starting Junction Temperature

ChipFET is a trademark of Vishay Siliconix





ChipFET™

DATE 19 MAY 2009

NOTES:


- DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982. CONTROLLING DIMENSION: MILLIMETER.
- MOLD GATE BURRS SHALL NOT EXCEED 0.13 MM PER SIDE. LEADFRAME TO MOLDED BODY OFFSET IN HORIZONTAL
- AND VERTICAL SHALL NOT EXCEED 0.08 MM.

 5. DIMENSIONS A AND B EXCLUSIVE OF MOLD GATE BURRS.
- NO MOLD FLASH ALLOWED ON THE TOP AND BOTTOM LEAD SURFACE.

	MILLIMETERS				INCHES	
DIM	MIN	NOM	MAX	MIN	NOM	MAX
Α	1.00	1.05	1.10	0.039	0.041	0.043
b	0.25	0.30	0.35	0.010	0.012	0.014
С	0.10	0.15	0.20	0.004	0.006	0.008
D	2.95	3.05	3.10	0.116	0.120	0.122
E	1.55	1.65	1.70	0.061	0.065	0.067
е		0.65 BSC			0.025 BSC	
e1		0.55 BSC			0.022 BSC	
L	0.28	0.35	0.42	0.011	0.014	0.017
HE	1.80	1.90	2.00	0.071	0.075	0.079
θ		5° NOM			5° NOM	

STYLE 1: PIN 1. DRAIN 2. DRAIN 3. DRAIN 4. GATE 5. SOURCE	STYLE 2: PIN 1. SOURCE 1 2. GATE 1 3. SOURCE 2 4. GATE 2 5. DRAIN 2	STYLE 3: PIN 1. ANODE 2. ANODE 3. SOURCE 4. GATE 5. DRAIN	STYLE 4: PIN 1. COLLECTOR 2. COLLECTOR 3. COLLECTOR 4. BASE 5. EMITTER	STYLE 5: PIN 1. ANODE 2. ANODE 3. DRAIN 4. DRAIN 5. SOURCE	STYLE 6: PIN 1. ANODE 2. DRAIN 3. DRAIN 4. GATE 5. SOURCE
6. DRAIN 7. DRAIN 8. DRAIN	5. DRAIN 2 6. DRAIN 2 7. DRAIN 1 8. DRAIN 1	6. DRAIN 7. CATHODE 8. CATHODE	6. COLLECTOR 7. COLLECTOR 8. COLLECTOR	6. GATE 7. CATHODE 8. CATHODE	6. DRAIN 7. DRAIN

SOLDERING FOOTPRINT



GENERIC MARKING DIAGRAM*



XXX = Specific Device Code

М = Month Code

= Pb-Free Package

(Note: Microdot may be in either location)

*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot "•", may or may not be present. Some products may not follow the Generic Marking.


OPTIONAL SOLDERING FOOTPRINTS ON PAGE 2

DOCUMENT NUMBER:	98AON03078D	Electronic versions are uncontrolled except when accessed directly from the Document R Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.			
DESCRIPTION:	ChipFET		PAGE 1 OF 2		

onsemi and ONSEMI are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves brisefin and of 160 m are trademarked so defined values of services and of the confined values and of the values of the confined values and of the values of the confined values and of the values of the special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

DATE 19 MAY 2009

ADDITIONAL SOLDERING FOOTPRINTS*



*For additional information on our Pb-Free strategy and soldering details, please download the **onsemi** Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

DOCUMENT NUMBER:	98AON03078D	Electronic versions are uncontrolled except when accessed directly from the Document Re Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.		
DESCRIPTION:	ChipFET		PAGE 2 OF 2	

onsemi and ONSEMi are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

onsemi, ONSEMI, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. Onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using **onsemi** products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by **onsemi**. "Typical" parameters which may be provided in **onsemi** data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. **onsemi** does not convey any license under any of its intellectual property rights nor the rights of others. **onsemi** products are not designed, intended, or authorized for use as a critical component in life support systems. or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use **onsemi** products for any such unintended or unauthorized application, Buyer shall indemnify and hold **onsemi** and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that **onsemi** was negligent regarding the design or manufacture of the part. **onsemi** is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

 $\textbf{Technical Library:} \ \underline{www.onsemi.com/design/resources/technical-documentation}$

onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support

For additional information, please contact your local Sales Representative at

www.onsemi.com/support/sales